Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

R7KA8M2AFDCAM Arkusz danych(PDF) 208 Page - Renesas Technology Corp

Numer części R7KA8M2AFDCAM
Szczegółowy opis  Renesas Microcontrollers
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  RENESAS [Renesas Technology Corp]
Strona internetowa  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R7KA8M2AFDCAM Arkusz danych(HTML) 208 Page - Renesas Technology Corp

Back Button R7KA8M2AFDCAM Datasheet HTML 204Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 205Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 206Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 207Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 208Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 209Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 210Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 211Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 212Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 295 page
background image
2.3.15
SD/MMC Host Interface Timing
Table 2.75
SD/MMC Host Interface signal timing
Conditions:
High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins:
SD0CLK_A, SD0CLK_B, SD0CLK_C, SD1CLK_A, SD1CLK_B
For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.
Clock duty ratio is 50%.
Parameter
Symbol
VCC/VCC2
Min
Max
Unit
Test conditions
SDCLK clock cycle
tSDCYC
2.70 V or above
20
—
ns
Figure 2.107
1.70 to1.95 V*1
20
—
1.70 to1.95 V
40
—
SDCLK clock high pulse
width
tSDWH
2.70 V or above
6.5
—
ns
1.70 to1.95 V*1
6.5
—
1.70 to1.95 V
13.0
—
SDCLK clock low pulse
width
tSDWL
2.70 V or above
6.5
—
ns
1.70 to1.95 V*1
6.5
—
1.70 to1.95 V
13.0
—
SDCLK clock rise time
tSDLH
2.70 V or above
—
3
ns
1.70 to1.95 V*1
—
4
1.70 to1.95 V
—
8
SDCLK clock fall time
tSDHL
2.70 V or above
—
3
ns
1.70 to1.95 V*1
—
4
1.70 to1.95 V
—
8
SDCMD/SDDAT output
data delay
tSDODLY
2.70 V or above
–7.0
4.0
ns
1.70 to1.95 V*1
–7.0
7.0
1.70 to1.95 V
–15.0
15.0
SDCMD/SDDAT input
data setup
tSDIS
2.70 V or above
4.5
—
ns
1.70 to1.95 V*1
4.5
—
1.70 to1.95 V
20.0
—
SDCMD/SDDAT input
data hold
tSDIH
2.70 V or above
1.5
—
ns
1.70 to1.95 V
1.5
—
Note:
Must use pins that have a letter appended to their name, for instance “_A”, “_B”, to indicate group membership. For the SD/MMC
Host interface, the AC portion of the electrical characteristics is measured for each group.
Note:
If SD1DAT4_A to SD1DAT7_A are used, characteristics above is guaranteed only when VCC = VCC2.
Note 1. Only supported for Ch0 group B ("SD0*_B") and Ch1 group A ("SD1*_A")
RA8M2 Datasheet
2. Electrical Characteristics
R01DS0438EJ0130 Rev.1.30
Feb 27, 2026
Page 208 of 295



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com