R7KA8M2AFDCAM datasheet(262/295 Pages) RENESAS

262 / 295 page

VDD

RES pin

Internal reset signal

(Low is valid）

tCVM

Core Voltage detection

signal (Low is valid）

RSTSR3.CVMRF

Vdet_VDDL

CVM Disable signal

（

Low is enable）

Clear by

OFS2.CVMRDIS

Cleared

by user programming

Vdet_VDDH

tCVM

Cleared

by user programming

tCVMdet

tCVMOFF

VCVMH

Figure 2.144

Timing of core voltage monitor reset

2.12

Temperature Monitor Reset Characteristics

Table 2.113

Temperature monitor reset characteristics

Parameter

Symbol

Min

Typ

Max

Unit

Test conditions

High threshold temperature

Tj_detect_H

105

—

125

°C

Figure 2.145

Figure 2.146

Low threshold temperature

Tj_detect_L

-40

—

-20

°C

Note:

Temperature monitor reset is not supported in 0 to 95 °C product (product group A).

Temperature

Tj_detect_H

Internal reset signal

(Low is vaild.)

TEMPRCR.TSNEN

TEMPRCR.CMPEN

TEMPRCR.TEMPREN

tTSTBL*1

tRSTBL*2

Note 1. tTSTBL is the stabilization wait time of TSN.

Note 2. tTSTBL is the stabilization wait time of the comparator in TSN.

Figure 2.145

Timing of temperature monitor reset (High-temperature detection)

RA8M2 Datasheet

2. Electrical Characteristics

R01DS0438EJ0130 Rev.1.30

Feb 27, 2026

Page 262 of 295

R7KA8M2AFDCAM Arkusz danych(PDF) 262 Page - Renesas Technology Corp

R7KA8M2AFDCAM Arkusz danych(HTML) 262 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL