M32CSLASH8B datasheet(144/406 Pages) RENESAS

144 / 406 page

Under development

M32C/8B Group

13. DMAC

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 127 of 385

Figure 13.6

DMD1 Register

DMA Mode Register 1(1)

Symbol

DMD1

Address

(CPU internal register)

Bit Symbol

MD20

After Reset

00h

NOTE:

1. Use the LDC instruction to set the DMD1 register.

MD21

BW2

RW2

MD30

MD31

BW3

RW3

b7 b6 b5 b4

Bit Name

Channel 2

transfer mode select bits

Channel 3

transfer unit select bit

Channel 3

transfer direction select bit

Channel 2

transfer unit select bit

Channel 2

transfer direction select bit

Channel 3

transfer mode select bits

b1 b0

0 0: DMA disabled

0 1: Single transfer

1 0: Do not set to this value

1 1: Repeat transfer

0: 8 bits

1: 16 bits

b5 b4

0 0: DMA disabled

0 1: Single transfer

1 0: Do not set to this value

1 1: Repeat transfer

0: 8 bits

1: 16 bits

0: Fixed address to incremented address

1: Incremented address to fixed address

0: Fixed address to incremented address

1: Incremented address to fixed address

Function

M32C/8B Arkusz danych(PDF) 144 Page - Renesas Technology Corp

M32C/8B Arkusz danych(HTML) 144 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL