 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
AX2000-1CS896 Arkusz danych(PDF) 101 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000-1CS896 Arkusz danych(HTML) 101 Page - Actel Corporation |
|
|
101 / 226 page  Axcelerator Family FPGAs v2.7 2-87 Table 2-98 • Two FIFO Blocks Cascaded Worst-Case Commercial Conditions VCCA = 1.425V, VCCI = 3.0V, TJ = 70°C '–2' Speed '–1' Speed 'Std' Speed Parameter Description Min. Max. Min. Max. Min. Max. Units FIFO Module Timing tWSU Write Setup 1.39 1.59 1.86 ns tWHD Write Hold 0.22 0.25 0.3 ns tWCKH WCLK High 0.98 1.11 1.31 ns tWCKL WCLK Low 2.29 2.61 3.07 ns tWCKP Minimum WCLK Period 4.58 5.22 6.14 ns tRSU Read Setup 1.7 1.94 2.28 ns tRHD Read Hold 0 0 0 ns tRCKH RCLK High 0.95 1.08 1.27 ns tRCKL RCLK Low 2.46 2.8 3.29 ns tRCKP Minimum RCLK period 4.92 5.6 6.58 ns tCLRHF Clear High 1.08 1.23 1.45 ns tCLR2FF Clear-to-flag (EMPTY/FULL) 2.02 2.3 2.7 ns tCLR2AF Clear-to-flag (AEMPTY/AFULL) 4.62 5.26 6.19 ns tCK2FF Clock-to-flag (EMPTY/FULL) 2.24 2.55 3 ns tCK2AF Clock-to-flag (AEMPTY/AFULL) 5.31 6.05 7.11 ns tRCK2RD1 RCLK-To-OUT (Pipelined) 1.51 1.72 2.02 ns tRCK2RD2 RCLK-To-OUT (Nonpipelined) 2.76 3.14 3.69 ns Table 2-99 • Four FIFO Blocks Cascaded Worst-Case Commercial Conditions VCCA = 1.425V, VCCI = 3.0V, TJ = 70°C '–2' Speed '–1' Speed 'Std' Speed Parameter Description Min. Max. Min. Max. Min. Max. Units FIFO Module Timing tWSU Write Setup 2.37 2.7 3.17 ns tWHD Write Hold 0.22 0.25 0.3 ns tWCKH WCLK High 0.98 1.11 1.31 ns tWCKL WCLK Low 3.27 3.72 4.37 ns tWCKP Minimum WCLK Period 6.54 7.44 8.74 ns tRSU Read Setup 3.08 3.51 4.13 ns tRHD Read Hold 0 0 0 ns tRCKH RCLK High 0.95 1.08 1.27 ns tRCKL RCLK Low 3.85 4.39 5.16 ns tRCKP Minimum RCLK period 7.7 8.78 10.32 ns tCLRHF Clear High 1.08 1.23 1.45 ns tCLR2FF Clear-to-flag (EMPTY/FULL) 2.02 2.3 2.7 ns tCLR2AF Clear-to-flag (AEMPTY/AFULL) 4.62 5.26 6.19 ns tCK2FF Clock-to-flag (EMPTY/FULL) 2.24 2.55 3 ns tCK2AF Clock-to-flag (AEMPTY/AFULL) 5.31 6.05 7.11 ns tRCK2RD1 RCLK-To-OUT (Pipelined) 2.49 2.83 3.33 ns tRCK2RD2 RCLK-To-OUT (Nonpipelined) 3.36 3.82 4.5 ns |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
