ST7263BEx datasheet(106/186 Pages) STMICROELECTRONICS

106 / 186 page

On-chip peripherals

ST7263Bxx

106/186

Doc ID 7516 Rev 8

Endpoint 0 register B (EP0RB)

This register is used for controlling data reception on Endpoint 0. It is also reset by the USB

bus reset.

Reset value: 1000 0000 (80h)

11.4.5

Programming considerations

The interaction between the USB interface and the application program is described below.

Apart from system reset, action is always initiated by the USB interface, driven by one of the

USB events associated with the Interrupt Status register (ISTR) bits.

Initializing the registers

At system reset, the software must initialize all registers to enable the USB interface to

properly generate interrupts and DMA requests.

Initialize the DMAR, IDR, and IMR registers (choice of enabled interrupts, address of

DMA buffers). Refer the paragraph titled initializing the DMA Buffers.

Initialize the EP0RA and EP0RB registers to enable accesses to address 0 and

endpoint 0 to support USB enumeration. Refer to the paragraph titled Endpoint

Initialization.

When addresses are received through this channel, update the content of the DADDR.

If needed, write the endpoint numbers in the EA fields in the EP1RB and EP2RB

Initializing DMA buffers

The DMA buffers are a contiguous zone of memory whose maximum size is 48 bytes. They

can be placed anywhere in the memory space to enable the reception of messages. The 10

most significant bits of the start of this memory area are specified by bits DA15-DA6 in

registers DMAR and IDR, the remaining bits are 0. The memory map is shown in Figure 45.

Each buffer is filled starting from the bottom (last 3 address bits=000) up.

Endpoint Initialization

To be ready to receive, set STAT_RX to VALID (11b) in EP0RB to enable reception.

To be ready to transmit:

Write the data in the DMA transmit buffer.

In register EPnRA, specify the number of bytes to be transmitted in the TBC field

Enable the endpoint by setting the STAT_TX bits to VALID (11b) in EPnRA.

DTOG

STAT

RX1

STAT

RX0

Read.write

7 Forced by hardware to 1.

[6:4] Refer to the EPnRB register for a description of these bits.

[3:0] Forced by hardware to 0.

ST7263BEx Arkusz danych(PDF) 106 Page - STMicroelectronics

ST7263BEx Arkusz danych(HTML) 106 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL