Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ST7263BEx Arkusz danych(PDF) 111 Page - STMicroelectronics

Numer części ST7263BEx
Szczegółowy opis  Low speed USB 8-bit MCU family with up to 32 KB Flash/ROM, DFU capability, 8-bit ADC, WDG, timer, SCI and I²C
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7263BEx Arkusz danych(HTML) 111 Page - STMicroelectronics

Back Button ST7263BEx Datasheet HTML 107Page - STMicroelectronics ST7263BEx Datasheet HTML 108Page - STMicroelectronics ST7263BEx Datasheet HTML 109Page - STMicroelectronics ST7263BEx Datasheet HTML 110Page - STMicroelectronics ST7263BEx Datasheet HTML 111Page - STMicroelectronics ST7263BEx Datasheet HTML 112Page - STMicroelectronics ST7263BEx Datasheet HTML 113Page - STMicroelectronics ST7263BEx Datasheet HTML 114Page - STMicroelectronics ST7263BEx Datasheet HTML 115Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 186 page
background image
ST7263Bxx
On-chip peripherals
Doc ID 7516 Rev 8
111/186
When the I²C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins.
Figure 47.
I²C interface block diagram
11.5.4
Functional description
Refer to the CR, SR1 and SR2 registers in Section 11.5.7. for the bit definitions.
By default the I²C interface operates in Slave mode (M/SL bit is cleared) except when it
initiates a transmit or receive sequence.
Slave mode
As soon as a start condition is detected, the address is received from the SDA line and sent
to the shift register; then it is compared with the address of the interface or the General Call
address (if selected by software).
Address not matched: the interface ignores it and waits for another Start condition.
Address matched
The interface generates in sequence:
Acknowledge pulse if the ACK bit is set.
EVF and ADSL bits are set with an interrupt if the ITE bit is set.
Then the interface waits for a read of the SR1 register, holding the SCL line low (see
Figure 48 Transfer sequencing EV1).
Next, software must read the DR register to determine from the least significant bit (Data
Direction Bit) if the slave must enter Receiver or Transmitter mode.
Slave receiver
DATA REGISTER (DR)
DATA SHIFT REGISTER
COMPARATOR
OWN ADDRESS REGISTER (OAR)
CLOCK CONTROL REGISTER (CCR)
STATUS REGISTER 1 (SR1)
CONTROL REGISTER (CR)
CONTROL LOGIC
STATUS REGISTER 2 (SR2)
INTERRUPT
CLOCK CONTROL
DATA CONTROL
SCL or SCLI
SDA or SDAI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com