H5GQ1H24AFR-R0C datasheet(152/173 Pages) HYNIX

152 / 173 page

Rev. 1.0 /Nov. 2009

152

H5GQ1H24AFR

aq. The WRITE latency WLmrs cna be set to 3 to 7 clocks. When the WRITE latency is set to small values (3 ~ 4 clocks), the input buffers are always on,

reducing the latency but adding power. When the WRITE latency is set to larger values (5 ~ 7 clocks), the input buffers are turned on with the WRITE

command, thus saving power.

ar. Read data including CRC data must have been clocked out before entering self refresh or power down mode.

as. Write data must have been written to the memory core and CRC data must have been clocked out before entering self refresh or power down mode.

at. Time for WCK2CK training and data training not included.

au. A maximum of 8 consecutive REFRESH commands can be posted to a GDDR5 SGRAM device, meaning that the maximum absolute interval

between any REFRESH command and the next REFRESH command is 9*tREFI.

av. Replaces parameter tLK when PLL Fast Lock has been neabled prior to the PLL enable or reset.

aw. Replaces parameter tLK when PLL Standby has been enabed and the WCK clock frequency has not charged while in standby mode.

ax. The PLL standby time tSTDBY ismeasured from self refresh entry until after self refresh exit a subsequent PLL reset is given (with PLL Standby

enabled)

H5GQ1H24AFR-R0C Arkusz danych(PDF) 152 Page - Hynix Semiconductor

H5GQ1H24AFR-R0C Arkusz danych(HTML) 152 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL