Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

IO130PDB3V2 Arkusz danych(PDF) 132 Page - Microsemi Corporation

Numer części IO130PDB3V2
Szczegółowy opis  Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  MICROSEMI [Microsemi Corporation]
Strona internetowa  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

IO130PDB3V2 Arkusz danych(HTML) 132 Page - Microsemi Corporation

Back Button IO130PDB3V2 Datasheet HTML 128Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 129Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 130Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 131Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 132Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 133Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 134Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 135Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 136Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 212 page
background image
Military ProASIC3/EL DC and Switching Characteristics
2-118
Revision 3
Timing Characteristics
Table 2-191 • Register Delays
Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L
Parameter
Description
–1
Std.
Units
tCLKQ
Clock-to-Q of the Core Register
0.76
0.90
ns
tSUD
Data Setup Time for the Core Register
0.59
0.70
ns
tHD
Data Hold Time for the Core Register
0.00
0.00
ns
tSUE
Enable Setup Time for the Core Register
0.63
0.74
ns
tHE
Enable Hold Time for the Core Register
0.00
0.00
ns
tCLR2Q
Asynchronous Clear-to-Q of the Core Register
0.55
0.65
ns
tPRE2Q
Asynchronous Preset-to-Q of the Core Register
0.55
0.65
ns
tREMCLR
Asynchronous Clear Removal Time for the Core Register
0.00
0.00
ns
tRECCLR
Asynchronous Clear Recovery Time for the Core Register
0.31
0.36
ns
tREMPRE
Asynchronous Preset Removal Time for the Core Register
0.00
0.00
ns
tRECPRE
Asynchronous Preset Recovery Time for the Core Register
0.31
0.36
ns
tWCLR
Asynchronous Clear Minimum Pulse Width for the Core Register
0.30
0.34
ns
tWPRE
Asynchronous Preset Minimum Pulse Width for the Core Register
0.30
0.34
ns
tCKMPWH
Clock Minimum Pulse Width HIGH for the Core Register
0.56
0.64
ns
tCKMPWL
Clock Minimum Pulse Width LOW for the Core Register
0.56
0.64
ns
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-5 on page 2-8 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com