PIC18F2525IMLSQTP datasheet(245/412 Pages) MICROCHIP

245 / 412 page

DS39626E-page 243

PIC18F2525/2620/4525/4620

22.0

HIGH/LOW-VOLTAGE DETECT

(HLVD)

PIC18F2525/2620/4525/4620

devices

have

High/Low-Voltage Detect module (HLVD). This is a

programmable circuit that allows the user to specify

both a device voltage trip point and the direction of

change from that point. If the device experiences an

excursion past the trip point in that direction, an inter-

rupt flag is set. If the interrupt is enabled, the program

execution will branch to the interrupt vector address

and the software can then respond to the interrupt.

The

High/Low-Voltage

Detect

Control

(Register 22-1) completely controls the operation of the

HLVD module. This allows the circuitry to be “turned

off” by the user under software control, which

minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in

Figure 22-1.

The module is enabled by setting the HLVDEN bit.

Each time that the HLVD module is enabled, the

circuitry requires some time to stabilize. The IRVST bit

is a read-only bit and is used to indicate when the circuit

is stable. The module can only generate an interrupt

after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of

the module. When VDIRMAG is cleared, the module

monitors for drops in VDD below a predetermined set

point. When the bit is set, the module monitors for rises

in VDD above the set point.

HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0

U-0

R-0

R/W-0

R/W-1

R/W-0

R/W-1

VDIRMAG

—

IRVST

HLVDEN

HLVDL3(1)

HLVDL2(1)

HLVDL1(1)

HLVDL0(1)

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

VDIRMAG: Voltage Direction Magnitude Select bit

= Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)

= Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)

bit 6

Unimplemented: Read as ‘0’

bit 5

IRVST: Internal Reference Voltage Stable Flag bit

= Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range

= Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage

range and the HLVD interrupt should not be enabled

bit 4

HLVDEN: High/Low-Voltage Detect Power Enable bit

= HLVD enabled

= HLVD disabled

bit 3-0

HLVDL3:HLVDL0: Voltage Detection Limit bits(1)

1111

= External analog input is used (input comes from the HLVDIN pin)

1110

= Maximum setting

0000

= Minimum setting

Note 1:

See Table 26-4 in Section 26.0 “Electrical Characteristics”for the specifications.

PIC18F2525IMLSQTP Arkusz danych(PDF) 245 Page - Microchip Technology

PIC18F2525IMLSQTP Arkusz danych(HTML) 245 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL