LM12434CIWM datasheet(11/80 Pages) NSC

11 / 80 page

20 Electrical Specifications (Continued)

23 DIGITAL SWITCHING CHARACTERISTICS

The following specifications apply to the LM12434 and LM12 L 438 for VAa

VDae 5V 33V

AGND e DGND e 0V CL (load capacitance) on output lines e 80 pF unless otherwise specified

Boldface limits apply for TA e TJ e TMIN to TMAX all other limits for TA e TJ e 25 C (Notes 6 7 and 9) (Continued)

232 8051 Interface Mode

Symbol

Parameter

Conditions

Typical

Limits

Units

(See

Figure Below)

(Note 10)

(Note 11)

(Limit)

TXD (Serial Clock Period)

125 250

ns (min)

t10

CS Set-Up Time to First

25 40

ns (min)

Clock Transition

t11

Data in Valid Set-Up Time to

ns (min)

TXD Clock High

t12

Data in Valid Hold Time

40 90

ns (min)

from TXD Clock High

t13

Data Out Hold Time

70 120

ns (max)

from TXD Clock High

t14

CS Hold Time from Last TXD

High in a Read or Write Cycle

25 50

ns (min)

(Excluding Burst Read Cycle)

t15

CS Inactive to CS Active Again

CLK Cycle

(min)

t16

SCLK Idle Time between the

End of the Command Byte

CLK Cycle

Transfer and the Start of the

(min)

Data Transfer in Read Cycles

CLK is the main clock input to the device pin number 24 in PLCC package or pin number 2 in SO package

TLH11879 – 21

LM12434CIWM Arkusz danych(PDF) 11 Page - National Semiconductor (TI)

LM12434CIWM Arkusz danych(HTML) 11 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Arkusz danych Pobierz

Link URL