DLP4710AFQL datasheet(14/43 Pages) TI1

14 / 43 page

0.0 * VDD

0.2 * VDD

0.3 * VDD

0.7 * VDD

0.8 * VDD

1.0 * VDD

VIH(AC)

VIH(DC)

VIL(DC)

VIL(AC)

LS_CLK, LS_WDATA

0.0 * VDD

0.2 * VDD

0.8 * VDD

1.0 * VDD

DMD_DEN_ARSTZ

LS_ WDATA

LS_CLK

tw(H)

tw(L)

50%

tsu

twindow

DLP4710

DLPS125 – NOVEMBER 2018

www.ti.com

Product Folder Links: DLP4710

Submit Documentation Feedback

Timing Requirements (continued)

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

MIN

NOM

MAX

UNIT

(4)

Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.

tWINDOW

Window time

Setup time + Hold time, Figure 6,

Figure 7

3.0

tLVDS-

ENABLE+REFGEN

Power-up receiver(4)

2000

Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in

JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

Figure 2. LPSDR Switching Parameters

Figure 3. LPSDR Input Rise and Fall Slew Rate

DLP4710AFQL Arkusz danych(PDF) 14 Page - Texas Instruments

DLP4710AFQL Arkusz danych(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Arkusz danych Pobierz

Link URL