COP8-NSDEV datasheet(21/83 Pages) NSC

21 / 83 page

10.0 Functional Description (Continued)

10.8 OSCILLATOR CIRCUITS

The device has two crystal oscillators to facilitate low power

operation while maintaining throughput when required. Fur-

ther information on the use of the two oscillators is found in

Section 7.0 Power Saving Features. The low speed oscillator

utilizes the L0 and L1 port pins. References in the following

text to CKI will also apply to L0 and references to G7/CKO

will also apply to L1.

10.8.1 Oscillator

CKI is the clock input while G7/CKO is the clock generator

output to the crystal. An on-chip bias resistor connected

between CKI and CKO is provided to reduce system part

count. The value of the resistor is in the range of 0.5M to 2M

(typically 1.0M). Table 2 shows the component values re-

quired for various standard crystal values. Resistor R2 is

on-chip, for the high speed oscillator, and is shown for

reference. Figure 11 shows the crystal oscillator connection

diagram. A ceramic resonator of the required frequency may

be used in place of a crystal if the accuracy requirements are

not quite as strict.

TABLE 2. Crystal Oscillator Configuration,

A = 25˚C, VCC =5V

R1 (k

Ω)R2 (MΩ)

C1 (pF)

C2 (pF)

CKI Freq.

(MHz)

On Chip

18–36

5.6

On Chip

100

100–156

0.455

32.768

kHz*

*Applies to connection to low speed oscillator on port pins L0 and L1 only.

**See Note below.

20006313

FIGURE 9. Brownout Reset Operation

20006314

FIGURE 10. Reset Circuit Using Power-On Reset

COP8-NSDEV Arkusz danych(PDF) 21 Page - National Semiconductor (TI)

COP8-NSDEV Arkusz danych(HTML) 21 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Arkusz danych Pobierz

Link URL