ICS8535-21 datasheet(8/14 Pages) ICST

8 / 14 page

8535AG-21

www.icst.com/products/hiperclocks.html

REV. A OCTOBER 20, 2004

Integrated

Circuit

Systems, Inc.

ICS8535-21

LOW SKEW, 1-TO-2

LVCMOS/LVTTL-TO-3.3V LVPECL FANOUT BUFFER

APPLICATION INFORMATION

CC - 2V

Ω

RTT

o = 50Ω

FOUT

FIN

RTT =

((V

OH + VOL) / (VCC – 2)) – 2

3.3V

125

Ω

125

Ω

o = 50Ω

FOUT

FIN

The clock layout topology shown below is a typical termina-

tion for LVPECL outputs. The two different layouts mentioned

are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that

generate ECL/LVPECL compatible outputs. Therefore, termi-

nating resistors (DC current path to ground) or current sources

must be used for functionality. These outputs are designed to

drive 50

Ω transmission lines. Matched impedance techniques

should be used to maximize operating frequency and minimize

signal distortion.

Figures 2A and 2B show two different layouts

which are recommended only as guidelines. Other suitable

clock layouts may exist and it would be recommended that the

board designers simulate to guarantee compatibility across all

printed circuit and clock component process variations.

FIGURE 2B. LVPECL OUTPUT TERMINATION

FIGURE 2A. LVPECL OUTPUT TERMINATION

TERMINATION FOR LVPECL OUTPUTS

ICS8535-21 Arkusz danych(PDF) 8 Page - Integrated Circuit Systems

ICS8535-21 Arkusz danych(HTML) 8 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Arkusz danych Pobierz

Link URL