CS42526 datasheet(13/90 Pages) CIRRUS

13 / 90 page

DS585PP5

CS42526

SWITCHING CHARACTERISTICS - CONTROL PORT - I2C FORMAT (For CQZ, T

= -10 to +70° C; For DQZ, TA = -40 to +85° C; VA=VARX = 5 V, VD =VLS= 3.3 V; VLC = 1.8 V to 5.25 V; Inputs:

Logic 0 = DGND, Logic 1 = VLC, CL =30pF)

Notes: 16. Data must be held for sufficient time to bridge the transition time, tfc, of SCL.

17. The acknowledge delay is based on MCLK and can limit the maximum transaction speed.

18.

for Single-Speed Mode,

for Double-Speed Mode,

for Quad-Speed Mode

Parameter

Symbol

Min

Max

Unit

SCL Clock Frequency

fscl

100

kHz

RST Rising Edge to Start

tirs

500

Bus Free Time Between Transmissions

tbuf

4.7

µs

Start Condition Hold Time (prior to first clock pulse)

thdst

4.0

µs

Clock Low time

tlow

4.7

µs

Clock High Time

thigh

4.0

µs

Setup Time for Repeated Start Condition

tsust

4.7

µs

SDA Hold Time from SCL Falling

(Note 16)

thdd

µs

SDA Setup time to SCL Rising

tsud

250

Rise Time of SCL and SDA

trc

-1

µs

Fall Time SCL and SDA

tfc

-300

Setup Time for Stop Condition

tsusp

4.7

µs

Acknowledge Delay from SCL Falling

(Note 17)

tack

(Note 18)

256

---------------------

128

---------------------

------------------

buf

hd s t

lo w

hd d

hig h

su d

Sto p

S t a r t

SD A

SC L

irs

RS T

hdst

t sust

t susp

St ar t

Sto p

R e pe at e d

ac k

Figure 3. Control Port Timing - I2C Format

CS42526 Arkusz danych(PDF) 13 Page - Cirrus Logic

CS42526 Arkusz danych(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Arkusz danych Pobierz

Link URL