HT46R46 datasheet(27/42 Pages) HOLTEK

27 / 42 page

CLR [m].i

Clear bit of data memory

Description

The bit i of the specified data memory is cleared to 0.

Operation

[m].i

¬ 0

Affected flag(s)

PDF

¾¾¾¾¾¾

CLR WDT

Clear Watchdog Timer

Description

The WDT is cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are

cleared.

Operation

WDT

¬ 00H

PDF and TO

¬ 0

Affected flag(s)

PDF

¾¾¾¾

CLR WDT1

Preclear Watchdog Timer

Description

Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction just sets the indicated flag which im-

plies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation

WDT

¬ 00H*

PDF and TO

¬ 0*

Affected flag(s)

PDF

¾¾¾¾

CLR WDT2

Preclear Watchdog Timer

Description

Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction, sets the indicated flag which im-

plies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation

WDT

¬ 00H*

PDF and TO

¬ 0*

Affected flag(s)

PDF

¾¾¾¾

CPL [m]

Complement data memory

Description

Each bit of the specified data memory is logically complemented (1

¢s complement). Bits

which previously contained a 1 are changed to 0 and vice-versa.

Operation

[m]

¬ [m]

Affected flag(s)

PDF

¾¾¾

¾¾

HT46R46/HT46C46/HT46R47/HT46C47

Rev. 1.00

December 28, 2004

HT46R46 Arkusz danych(PDF) 27 Page - Holtek Semiconductor Inc

HT46R46 Arkusz danych(HTML) 27 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Arkusz danych Pobierz

Link URL