Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

FS501 Arkusz danych(PDF) 7 Page - Fortune Semiconductor Corp.

Numer części FS501
Szczegółowy opis  18-bit ADC with two low noise OPAMPs
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FORTUNE [Fortune Semiconductor Corp.]
Strona internetowa  https://www.ic-fortune.com/eng/index.asp
Logo FORTUNE - Fortune Semiconductor Corp.

FS501 Arkusz danych(HTML) 7 Page - Fortune Semiconductor Corp.

Back Button FS501 Datasheet HTML 3Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 4Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 5Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 6Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 7Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 8Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 9Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 10Page - Fortune Semiconductor Corp. FS501 Datasheet HTML 11Page - Fortune Semiconductor Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 31 page
background image
PARAMETER
TEST CONDITIONS
MIN.
TYP.
MAX.
UNITS
Instrumentation Amplifier
@ Gain = 30, Vref=0.5V, TA=25℃
Input Offset Voltage without AZ
Rs<100
20
V
Input Offset Voltage with AZ
Rs<100
0
3
V
Input Offset Drift without AZ
-20℃<TA<+50℃
200
nV/℃
Input Offset Drift with AZ
-20℃<TA<+50℃
20
nV/℃
Input Referred Noise
Rs=100
0.3
0.6
Vpp
Input Bias Current
[2]
100
300
pA
Current Consumption
180
220
A
Regulator
Analog Ground Source Capability ΔVO=-0.1V
15
20
μ
A
Analog Ground Sink Capability
Δ
VO=0.1V
3
5
mA
VBAT
5.5
9
V
Low Battery Detection Voltage
6.7
6.8
6.9
V
VDD Operating Current
VIN=0, 500mV Scale
960
μ
A
Sleep Current
10
30
μ
A
Parasitic Capacitance
10
15
pF
Digital Output High
IOUT=-1mA
5
V
Digital Output Low
IOUT=1mA
25
mV
Digital Input High
V
Digital Input Low
V
Temperature Range
Operating Temperature Range
-40
25
85
C
Storage Temperature Range
-65
25
150
C
These parameters are guaranteed by design and are tested only by sampling while mass production.
While a voltage source with large output impedance is measured by an instrumentation amplifier having input
bias current, an additional input offset voltage will be introduced. However, this offset voltage could be
cancelled by mirrored offset cancellation technique.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com