GPLB30A datasheet(3/20 Pages) GENERALPLUS

3 / 20 page

GPLB30A

Proprietary & Confidential

JAN. 07, 2008

Version: 1.4

LCD CONTROLLER

1. GENERAL DESCRIPTION

The GPLB30A, an 8-bit CMOS microprocessor, contains 2752

bytes working RAM, 96K bytes ROM, 7 I/Os, interrupt/wakeup

controller, UART for serial communication, Serial SRAM interface

and Bus memory interface for memory expansion, and automatic

display controller/driver for LCD.

It also features one PWM driver

with two audio channels to produce attractive sound effects easily.

Its large ROM area can be used to store both program and audio

data.

The built-in UART speeds up data transmission between

two devices.

Furthermore, a SLEEP (power-down) function is

also built in to extend power life.

The GPLB30A is designed with

state-of-the-art

technology to

fulfill LCD application needs,

especially for hand-held products.

2. FEATURES

Built in 8-bit processor

− 2752 bytes SRAM

− 96K bytes ROM

− Max. operating speed: 4.0MHz @ 2.4V - 3.6V

5.0MHz @ 3.6V - 5.5V

− CPU clock is software programmable, can be /1, /2, /4, /8,

/16, /32, /64 R-oscillator clock frequency

− Provides 6 wake-up sources

− Provides 7 interrupt sources

Universal Asynchronous Receiver and Transmitter (UART)

Serial SRAM interface

Bus memory interface

Built-in voltage regulator for external memory devices

Key scan function

− SEG[15:0] can be used to send key scan output

Programmable LCD driver

− Up to 70 segments, up to 16 commons, maximum 1120

dots

Talking calculator, Talking clock

− 1/5 bias; 1/16 duty capability

− 140 bytes dedicated LCD RAM

− Built-in voltage regulator to generate VLCD for LCD driver

− 32-level contrast control (2.45V - 5.75V, in 1/5 bias)

Power saving SLEEP mode

Low Voltage Detector

− 8-level 2.9V - 2.2V/4.35V - 3.3V detection

− 2.2V Low voltage reset

Peripherals

− Max. 29 I/O pins (PA[7:0], PB[7:0], PC[7:0], PD[4:0])

. Dedicated I/Os: PA[0:4]

. Shared pin I/Os:

PA[5:7]/SEG[69:67]

PB[0:7]/BMI AD BUS[0:7]/SEG[64:57]

PC[0:1]/BMI MC[0:1]/SSRAM SDA, SCK

PC[2:3]/UART Tx/Rx/SEG[66:65]

PC[4:7]/SEG[56:53]

PD[0:4]/SEG[52:48]

− 32.768KHz oscillator circuit for RTC

− RC-oscillator (only one resistor is needed)

− Two 16-bit reloadable timer/counters

− 8-bit DAC resolution, 2-channel PWM audio outputs

− Watchdog Timer for reliable operation

Low power consumption:

− 600μA typical @ 3.0V, F

CPU = 1.0MHz, FOSC = 4.0MHz

− 25μA typical halt current @ 3.0V

− <1μA typical standby current @ 3.0V

Wide operating voltage range:

− 2.4V - 3.6V

− 3.6V - 5.5V

3. APPICATION FIELD

Handheld game

Scientific calculator

Talking instrument controller

General speech synthesizer

Data bank

GPLB30A Arkusz danych(PDF) 3 Page - Generalplus Technology Inc.

GPLB30A Arkusz danych(HTML) 3 Page - Generalplus Technology Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Arkusz danych Pobierz

Link URL