Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

WM8728 Arkusz danych(PDF) 8 Page - List of Unclassifed Manufacturers

Numer części WM8728
Szczegółowy opis  24-bit, 192kHz Stereo DAC with Volume Control
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ETC2 [List of Unclassifed Manufacturers]
Strona internetowa  
Logo ETC2 - List of Unclassifed Manufacturers

WM8728 Arkusz danych(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button WM8728 Datasheet HTML 4Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 5Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 6Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 7Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 8Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 9Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 10Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 11Page - List of Unclassifed Manufacturers WM8728 Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 31 page
background image
WM8728
Production Data
w
PD, Rev 4.6, August 2008
8
MASTER CLOCK TIMING
MCLK
t
MCLKL
t
MCLKH
t
MCLKY
Figure 1 Master Clock Timing Requirements
Test Conditions
AVDD, DVDD = 5V, AGND = 0V, DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Master Clock Timing Information
MCLK Master clock pulse width high
tMCLKH
13
ns
MCLK Master clock pulse width low
tMCLKL
13
ns
MCLK Master clock cycle time
tMCLKY
26
ns
MCLK Duty cycle
40:60
60:40
DIGITAL AUDIO INTERFACE
BCKIN
LRCIN
t
BCH
t
BCL
t
BCY
DIN
t
LRSU
t
DS
t
LRH
t
DH
Figure 2 Digital Audio Data Timing
Test Conditions
AVDD, DVDD = 5V, AGND = 0V, DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCKIN cycle time
tBCY
40
ns
BCKIN pulse width high
tBCH
16
ns
BCKIN pulse width low
tBCL
16
ns
LRCIN set-up time to
BCKIN rising edge
tLRSU
8
ns
LRCIN hold time from
BCKIN rising edge
tLRH
8
ns
DIN set-up time to BCKIN
rising edge
tDS
8
ns
DIN hold time from BCKIN
rising edge
tDH
8
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com