Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

STR720 Arkusz danych(PDF) 187 Page - STMicroelectronics

Numer części STR720
Szczegółowy opis  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Arkusz danych(HTML) 187 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 183Page - STMicroelectronics STR720 Datasheet HTML 184Page - STMicroelectronics STR720 Datasheet HTML 185Page - STMicroelectronics STR720 Datasheet HTML 186Page - STMicroelectronics STR720 Datasheet HTML 187Page - STMicroelectronics STR720 Datasheet HTML 188Page - STMicroelectronics STR720 Datasheet HTML 189Page - STMicroelectronics STR720 Datasheet HTML 190Page - STMicroelectronics STR720 Datasheet HTML 191Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 187 / 401 page
background image
STR720 - BUFFERED SPI (BSPI)
187/401
Figure 23. BSPI Block Diagram
17.3.1
BSPI Pin Description
The BSPI is a four wire, bi-directional bus. The data path is determined by the mode of
operation selected. A master and a slave mode are provided together with the associated pad
control signals to control pad direction. These pins are described in Table 46 on page 187.
Table 46. BSPI pins
Pin Name
Description
SCK
The bit clock for all data transfers. When the BSPI is a master the SCK is output from the chip.
When configured as a slave the SCK is input from the external source.
MISO
Master Input/Slave Output serial data line.
MOSI
Master Output/Slave Input serial data line.
SS
Slave Select. The SS input pin is used to select a slave device. Must be pulled low after the
SCK is stable and held low for the duration of the data transfer. The SS on the master must be
deasserted high.This signal can be masked when in master mode-see register description of
CSR Reg3 bit 0
16 WORD RECEIVE
(16 bits)
MOSI
SCK
MISO
SS
SHIFT REGISTER
FIFO
S
M
M
S
PIN CONTROL
LOGIC
S
M
BSPI CONTROL LOGIC
BSPCLK
BSPCSR1
CLK
DATA BUS
16
16
16
16
16
16
BSPCSR2
16
16 WORD TRANSMIT
(16 bits)
FIFO
BSPCSR3
16
DMA INTERFACE
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com