HPC-DEV-ISE2 datasheet(11/30 Pages) NSC

11 / 30 page

Pin Descriptions (Continued)

POWER SUPPLIES

VCC1 VCC2

Positive Power Supply (two pins)

GND

Ground for On-Chip Logic

DGND

Ground for Output Buffers

Note

There are multiple electrically connected VCC pins on the chip GND

and DGND are electrically isolated All VCC pins and all ground pins

must be used

CLOCK PINS

CKI

The System Clock Input

CKO

The System Clock Output (Inversion of CKI)

Pins CKI and CKO are usually connected across an external

crystal

CK2

Clock Output (CKI divided by 2)

OTHER PINS

This is an active low open drain output which

signals an illegal situation has been detected

by the WATCHDOG logic

ST1

Bus Cycle Status Output indicates first op-

code fetch

ST2

Bus Cycle Status Output indicates machine

states (skip and interrupt)

RESET

Active low input that forces the chip to restart

and sets the ports in a TRI-STATE mode

RDYHLD

Has two uses selected by a software bit

This pin is either a READY input to extend

the bus cycle for slower memories or a

HOLD-REQUEST input to put the bus in a

high impedance state for external DMA pur-

poses In the second case the I4 pin can be-

come the READY input

Connection Diagrams

Plastic and Leaded Chip Carriers

TLDD10422 – 18

Top View

See NS Package Number V68A

HPC-DEV-ISE2 Arkusz danych(PDF) 11 Page - National Semiconductor (TI)

HPC-DEV-ISE2 Arkusz danych(HTML) 11 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Arkusz danych Pobierz

Link URL