CS42436-DMZ datasheet(39/66 Pages) CIRRUS

39 / 66 page

DS647PP2

Send MAP byte, auto increment off.

Receive acknowledge bit.

Send stop condition, aborting write.

Send start condition.

Send 10010xx1(chip address & read operation).

Receive acknowledge bit.

Receive byte, contents of selected register.

Send acknowledge bit.

Send stop condition.

Setting the auto-increment bit in the MAP allows successive reads or writes of consecutive reg-

isters. Each byte is separated by an acknowledge bit.

5.8

Recommended Power-up Sequence

5.8.1 Hardware Mode

1) Hold RST low until the power supply and hardware control pins are stable. In this state, the

control port is reset to its default settings and VQ will remain low.

2) Bring RST high. The device will initially be in a low power state with VQ low.

3) Start MCLK to the appropriate frequency, as discussed in section 5.4 on page 34.

4) The device will initiate the hardware mode power up sequence. All features will default to the

hardware mode defaults as listed in Table 2 on page 27 according to the hardware mode control

pins. VQ will quick-charge to approximately VA/2 and the analog output bias will clamp to VQ.

5) Apply LRCK, SCLK and SDIN. Following approximately 2000 sample periods, the device is

initialized and ready for normal operation.

NOTE: During the H/W mode power up sequence, there must be no transitions on any of the

hardware control pins.

5.8.2 Software Mode

1) Hold RST low until the power supply is stable. In this state, the control port is reset to its de-

fault settings and VQ will remain low.

2) Bring RST high. The device will initially be in a low power state with VQ low. All features will

default as described in the “Register Quick Reference” on page 41.

3) Perform a write operation to the Power Control register (“Power Control (address 02h)” on

page 44) to set bit 0 to a ‘1’b. This will place the device in a power down state.

4) Load the desired register settings while keeping the PDN bit set to ‘1’b.

5) Start MCLK to the appropriate frequency, as discussed in section 5.4 on page 34. The device

will initiate the software mode power up sequence.

6) Set the PDN bit in the power control register to ‘0’b.

7) Apply LRCK, SCLK and SDIN. Following approximately 2000 sample periods, the device is

initialized and ready for normal operation.

5.9

Reset and Power-up

It is recommended that reset be activated if the analog or digital supplies drop below the recommended

operating condition to prevent power glitch related issues.

CS42436-DMZ Arkusz danych(PDF) 39 Page - Cirrus Logic

CS42436-DMZ Arkusz danych(HTML) 39 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Arkusz danych Pobierz

Link URL