PR533 datasheet(21/36 Pages) NXP

21 / 36 page

PR533_SDS

All information provided in this document is subject to legal disclaimers.

Product short data sheet

COMPANY PUBLIC

Rev. 3.6 — 27 October 2014

206436

21 of 36

NXP Semiconductors

PR533

USB NFC integrated reader solution

10.14 Output pin characteristics for DELATT

[1]

To minimize power consumption when in soft power-down mode, the limit is VDD(PVDD)  0.4 V.

10.15 Input pin characteristics for SIGIN

[1]

To minimize power consumption when in soft power-down mode, the limit is VDD(SVDD)  0.4 V.

[2]

To minimize power consumption when in soft power-down mode, the limit is 0.4 V.

10.16 Output pin characteristics for SIGOUT

Table 25.

Output pin characteristics for DELATT

Symbol Parameter

Conditions

Min

Typ

Max

Unit

VOH

HIGH-level output voltage

[1] 0.7

 V

DD(SVDD)

-VDD(SVDD)

VIL

LOW-level input voltage

0.3

 V

DD(PVDD)

IIH

HIGH-level input current

input mode; VI =VDD(SVDD)

1-

A

IIL

LOW-level input current

input mode; VI =0V

1-

A

ILI

input leakage current

RSTPD_N = 0.4 V

1-

A

input capacitance

2.5

Table 26.

Input/output pin characteristics for SIGIN

Symbol Parameter

Conditions

Min

Typ

Max

Unit

VIH

HIGH-level input voltage

[1] 0.7

 V

DD(SVDD)

-VDD(SVDD)

VIL

LOW-level input voltage

[2] 0-

0.3

 V

DD(SVDD)

IIH

HIGH-level input current

VI =VDD(SVDD)

1-

A

IIL

LOW-level input current

VI =0V

1-

A

ILI

input leakage current

RSTPD_N = 0.4 V

1-

A

input capacitance

2.5

Table 27.

Output pin characteristics for SIGOUT

Symbol Parameter

Conditions

Min

Typ

Max

Unit

VOH

HIGH-level output voltage

VDDD  0.1 < VDD(SVDD) <VDDD

IOH = 4mA

VDD(SVDD)  0.4

VDD(SVDD)

VOL

LOW-level output voltage

VDDD  0.1 < VDD(SVDD) <VDDD

IOL =+4mA

0.4

IOH

HIGH-level output current

VDDD  0.1 < VDD(SVDD) <VDDD

IOH = 4mA

0.4

IOL

LOW-level output current

VDDD  0.1 < VDD(SVDD) <VDDD

IOL =+4mA

ILI

input leakage current

RSTPD_N = 0.4 V

1-

A

input capacitance

2.5

load capacitance

rise time

VDD(SVDD) =3 V;

VOH =0.8  VDD(SVDD); Cout =30pF

fall time

VDD(SVDD) =3 V;

VOL =0.2  VDD(SVDD); Cout =30 pF

PR533 Arkusz danych(PDF) 21 Page - NXP Semiconductors

PR533 Arkusz danych(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Arkusz danych Pobierz

Link URL