| Zakładka z wyszukiwarką danych komponentów |
|
74LS168 Arkusz danych(PDF) 6 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
74LS168 Arkusz danych(HTML) 6 Page - ON Semiconductor |
|
6 / 6 page ![]() 5-6 FAST AND LS TTL DATA SN54/74LS168 • SN54/74LS169 AC WAVEFORMS Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width Figure 2. Count Enable Trickle Input To Terminal Count Output Delays Figure 3. Clock to Terminal Delays Figure 4. Setup Time (ts) and Hold (th) for Parallel Data Inputs 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V CP Q OR TC tPHL tPLH tPLH tPHL CET TC 1/fmax tW 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V ts(H) ts(L) th(L) = 0 th(H) = 0 Q0 • Q1 • Q2 • Q3 CP TC tPLH tPHL 1.3 V 1.3 V 1.3 V 1.3 V P0 • P1 • P2 • P3 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V SR OR PE CP U/D TC ts(L) ts(H) th(L) = 0 th(H) = 0 ts(H) th(H) = 0 th(L) = 0 ts(H) ts(L) tPLH tPHL 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V ts(L) th(L) = 0 th(H) = 0 Figure 5. Setup Time and Hold Time for Count Enable and Parallel Enable Inputs, and Up-Down Control Inputs Figure 6. Up-Down Input to Terminal Count Output Delays The shaded areas indicate when the input is permitted to change for predictable output performance. CP CEP CET CP |
|
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |