Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADRF6604ACPZ-R7 Arkusz danych(PDF) 8 Page - Analog Devices

Numer części ADRF6604ACPZ-R7
Szczegółowy opis  1200 MHz to 3600 MHz Rx Mixer with Integrated Fractional-N PLL and VCO
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADRF6604ACPZ-R7 Arkusz danych(HTML) 8 Page - Analog Devices

Back Button ADRF6604ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 10Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 11Page - Analog Devices ADRF6604ACPZ-R7 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 32 page
background image
ADRF6604
Data Sheet
Rev. B | Page 8 of 32
Pin No.
Mnemonic
Description
22
VCC_MIX
Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled
with a 100 pF capacitor and a 0.1 µF capacitor located close to the pin.
26
RFIN
RF Input. Single-ended, 50 Ω.
27
VCC_V2I
Power Supply. Power supply voltage range is 4.75 V to 5.25 V. Each power supply pin should be decoupled
with a 100 pF capacitor and a 0.1 µF capacitor located close to the pin.
29
IP3SET
Connect a resistor from this pin to a 5 V supply to adjust IIP3. Normally leave open.
32, 33
NC
NC = No Connect. Do not connect to this pin.
36
LODRV_EN
LO Driver Enable. Together with Pin 16 (PLL_EN), this digital input pin determines whether the LOP and LON pins
operate as inputs or outputs. LOP and LON become inputs if the PLL_EN pin is low or if the PLL_EN pin is set
high with the PLEN bit (DB6 in Register 5) set to 0. LOP and LON become outputs if either the LODRV_EN pin
or the LDRV bit (DB3 in Register 5) is set to 1 while the PLL_EN pin is set high. The external LO drive frequency
must be 1× LO. This pin has an internal 100 kΩ pull-down resistor.
37, 38
LON, LOP
Local Oscillator Input/Output. The internally generated 1× LO is available on these pins. When internal LO
generation is disabled, an external 1× LO can be applied to these pins.
39
VTUNE
VCO Control Voltage Input. This pin is driven by the output of the loop filter. The nominal input voltage
range on this pin is 1.5 V to 2.5 V.
40
DECLVCO
Decoupling Node for VCO LDO. Connect a 100 pF capacitor and a 10 µF capacitor between this pin and ground.
EPAD
Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com