Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

HMC6505ALC5TR-R5 Arkusz danych(PDF) 4 Page - Analog Devices

Numer części HMC6505ALC5TR-R5
Szczegółowy opis  5.5 GHz to 8.6 GHz, GaAs, MMIC, I/Q Upconverter
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

HMC6505ALC5TR-R5 Arkusz danych(HTML) 4 Page - Analog Devices

  HMC6505ALC5TR-R5 Datasheet HTML 1Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 2Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 3Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 4Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 5Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 6Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 7Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 8Page - Analog Devices HMC6505ALC5TR-R5 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 30 page
background image
HMC6505A
Data Sheet
Rev. 0 | Page 4 of 30
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
Rating
Drain Bias Voltage (VDD1, VDD2, and VDD3)
5.5 V
Gate Bias Voltage
VGG
−3 V to 0 V
VCTRL
−5 V to +0.3 V
Input Power
LO
10 dBm
IF
20 dBm
Moisture Sensitivity Level (MSL) Rating1
MSL3
Maximum Junction Temperature
175°C
Storage Temperature Range
−65°C to +150°C
Operating Temperature Range
−40°C to +85°C
Reflow Temperature
260°C
Electrostatic Discharge Sensitivity
Human Body Model (HBM)
500 V
Field Induced Charged Device Model
(FICDM)
750 V
1
See the Ordering Guide.
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
THERMAL RESISTANCE
Thermal performance is directly linked to printed circuit board
(PCB) design and operating environment. Careful attention to
PCB thermal design is required.
Table 3. Thermal Resistance
Package Type
θJA
θJC
Unit
E-32-11
66.7
54.6
°C/W
1
Thermal impedance simulated values are based on JEDEC 2S2P test board
with 5 × 5 thermal vias. Refer to JDEC standard JESD51-2 for additional
information.
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com