Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

PLL601-12SC Arkusz danych(PDF) 2 Page - PhaseLink Corporation

Numer części PLL601-12SC
Szczegółowy opis  Dual Output PLL Clock with Selectable Odd Multiplier
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PLL [PhaseLink Corporation]
Strona internetowa  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PLL601-12SC Arkusz danych(HTML) 2 Page - PhaseLink Corporation

  PLL601-12SC Datasheet HTML 1Page - PhaseLink Corporation PLL601-12SC Datasheet HTML 2Page - PhaseLink Corporation PLL601-12SC Datasheet HTML 3Page - PhaseLink Corporation PLL601-12SC Datasheet HTML 4Page - PhaseLink Corporation PLL601-12SC Datasheet HTML 5Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
PLL601-12
Dual Output PLL Clock with Selectable Odd Multiplier
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/03/04 Page 2
FREQUENCY SELECTION TABLE
S3
S2
S1
S0
Xtal
Min
Xtal
Max
Multiplier
0
0
0
0
Reserved
0
0
0
1
Reserved
0
0
1
0
19
36
X 4.25
0
0
1
1
15
28
X 11
0
1
0
0
14
26
X 12
0
1
0
1
13
25
X 12.5
0
1
1
0
14
27
X 5.75
0
1
1
1
14
26
X 3
1
0
0
0
14
27
X 11.5
1
0
0
1
15
28
X 5.5
1
0
1
0
15
28
X 2.75
1
0
1
1
16
31
X 5
1
1
0
0
16
31
X 2.5
1
1
0
1
16
31
X 10
1
1
1
0
14
26
X 6
1
1
1
1
13
25
X 6.25
Note: Internal pull-ups default S3, S2, S1, and S0 to ‘1’ when not connected
PIN DESCRIPTIONS
Name
Pin #
Type
Description
VDD
1,11
P
Power Supply.
XIN
2
I
Crystal input.
XOUT
3
I
Crystal output.
S3
4
I
S2
5
I
Multiplier selector pins. These pins have an internal pull-up that will de-
fault SEL to ‘1’ when not connected to GND.
DRIVE_SEL
6
I
Selector pin. If DRIVE_SEL is ‘0’, outputs are at high drive. If ‘1’ or not
connected, outputs are standard drive (internal pull-up).
GND
7,8
P
Ground.
CLK1
9
O
CLK1 output is the output of the reference frequency (crystal) after multi-
plication through the Phase Locked Loop.
CLK2/REF_CLK
10
O
CLK2 or REF_CLK output (depending on REF_SEL). CLK2 is in phase and
at the same frequency as CLK1. REF_CLK provides the same output as
the crystal reference.
REF_SEL
12
I
Selector pin. This pin if set to ‘0’ selects REF_CLK on pin 10. If not con-
nected, it defaults to ‘1’ (pin 10 = CLK2). Internal pull-up.
S1
13
I
S0
14
I
Multiplier selector pins. These pins have an internal pull-up that will de-
fault SEL to ‘1’ when not connected to GND.



Html Pages

1 2 3 4 5


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com