USB7206C datasheet(21/56 Pages) MICROCHIP

21 / 56 page

USB7206C

DS00003850A-page 21



2021 Microchip Technology Inc.

PRT_CTL3

I/O12

(PU)

Port 3 power enable / overcurrent sense

When the downstream port is enabled, this pin is set as an input

with an internal pull-up resistor applied. The internal pull-up

enables power to the downstream port while the pin monitors for an

active low overcurrent signal assertion from an external current

monitor on USB port 3.

This pin will change to an output and be driven low when the port is

disabled by configuration or by the host control.

Note:

When PortSplit is disabled, this signal controls both the

USB 2.0 and USB 3.2 portions of the port. When

PortSplit is enabled, this signal controls the USB 2.0

portion of the port only.

Note 3-4

This pin can be left unused only if Port 3 is

disabled via strap/OTP/SMBus/SPI configuration.

Float

(Note 3-4)

PRT_CTL2

I/O12

(PU)

Port 2 power enable / overcurrent sense

When the downstream port is enabled, this pin is set as an input

with an internal pull-up resistor applied. The internal pull-up

enables power to the downstream port while the pin monitors for an

active low overcurrent signal assertion from an external current

monitor on USB port 2.

This pin will change to an output and be driven low when the port is

disabled by configuration or by the host control.

Note:

When PortSplit is disabled, this signal controls both the

USB 2.0 and USB 3.2 portions of the port. When

PortSplit is enabled, this signal controls the USB 2.0

portion of the port only.

Note 3-5

This pin can be left unused only if Port 2 is

disabled via strap/OTP/SMBus/SPI configuration.

Float

(Note 3-1)

PRT_CTL1

I/O12

(PU)

Port 1 power enable / overcurrent sense

When the downstream port is enabled, this pin is set as an input

with an internal pull-up resistor applied. The internal pull-up

enables power to the downstream port while the pin monitors for an

active low overcurrent signal assertion from an external current

monitor on USB port 1.

This pin will change to an output and be driven low when the port is

disabled by configuration or by the host control.

Note:

When PortSplit is disabled, this signal controls both the

USB 2.0 and USB 3.2 portions of the port. When

PortSplit is enabled, this signal controls the USB 2.0

portion of the port only.

Note 3-6

This pin can be left unused only if Port 1 is

disabled via strap/OTP/SMBus/SPI configuration.

Float

(Note 3-1)

TABLE 3-6:

PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

Function

Buffer

Type

Description

If Unused

USB7206C Arkusz danych(PDF) 21 Page - Microchip Technology

USB7206C Arkusz danych(HTML) 21 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Arkusz danych Pobierz

Link URL