ICS5310AI01L datasheet(7/15 Pages) ICST

7 / 15 page

85310AYI-01

www.icst.com/products/hiperclocks.html

REV. F JANUARY16, 2006

Integrated

Circuit

Systems, Inc.

ICS85310I-01

LOW SKEW, 1-TO-10

DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

APPLICATION INFORMATION

Figure 1 shows how the differential input can be wired to accept

single ended levels. The reference voltage V_REF ~ V

CC/2 is

generated by the bias resistors R1, R2 and C1. This bias circuit

should be located as close as possible to the input pin. The ratio

FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

of R1 and R2 might need to be adjusted to position the V_REF in

the center of the input voltage swing. For example, if the input

clock swing is only 2.5V and V

CC = 3.3V, V_REF should be 1.25V

and R2/R1 = 0.609.

V_REF

0.1u

Single Ended Clock Input

CLKx

nCLKx

VCC

INPUTS:

CLK/nCLK INPUT:

For applications not requiring the use of the differential input,

both CLK and nCLK can be left floating. Though not required,

but for additional protection, a 1k

Ω resistor can be tied from

CLK to ground.

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

OUTPUTS:

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We

recommend that there is no trace attached. Both sides of the

differential output pair should either be left floating or

terminated.

ICS5310AI01L Arkusz danych(PDF) 7 Page - Integrated Circuit Systems

ICS5310AI01L Arkusz danych(HTML) 7 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Arkusz danych Pobierz

Link URL