810001BK-21

www.icst.com/products/hiperclocks.html

REV. A AUGUST 12, 2005

1

Integrated

Circuit

Systems, Inc.

ICS810001-21

PRELIMINARY

The ICS810001-21 is a member of the

HiperClockS™ family of high performance clock

solutions from ICS. The ICS810001-21 is a PLL

based synchronous clock generator that is

optimized for digital video clock jitter attenuation

and frequency translation. The device contains two internal

frequency multiplication stages that are cascaded in series.

The first stage is a VCXO PLL that is optimized to provide

reference clock jitter attenuation, and to support the complex

PLL multiplication ratios needed for video rate conversion.

The second stage is a FemtoClock frequency multiplier that

provides the low jitter, high frequency video output clock.

Preset multiplication ratios are selected from internal lookup

tables using device input selection pins. The multiplication ra-

tios are optimized to support most common video rates used in

professional video system applications. The VCXO requires

the use of an external, inexpensive pullable crystal. Two crys-

tal connections are provided (pin selectable) so that both 60

and 59.94 base frame rates can be supported. The VCXO re-

quires external passive loop filter components which are used

to set the PLL loop bandwidth and damping characteristics.

HiPerClockS™

ICS

• Accepts various HD and SD references including hsync,

transport and pixel clock rates

• Outputs HD and SD pixel rates

• One LVCMOS/LVTTL PLL clock output

• Two selectable LVCMOS/LVTTL input clocks

• LVCMOS input select lines

• VCXO PLL bandwidth can be optimized for jitter attenuation

and reference tracking

• FemtoClock frequency multiplier provides low jitter, high

frequency output

• FemtoClock range: 560MHz - 700MHz

• RMS phase jitter @148.3516484MHz, using a

26.973027MHz crystal (12kHz - 20MHz): 0.81ps (typical)

• 3.3V supply voltage

• 0°C to 70°C ambient operating temperature

32 31 30 29 28 27 26 25

9 10 11 12 13 14 15 16

1

2

3

4

5

6

7

8

24

23

22

21

20

19

18

17

N0

N1

nBP1

OE

GND

Q

ICS810001-21

LF1

LF0

ISET

nBP0

GND

CLK_SEL

CLK1

32-Lead VFQFN

5mm x 5mm x 0.95 package body

K Package

Top View

)

z

H

M

(

y

c

n

e

u

q

e

r

Fn

o

i

t

a

c

i

l

p

p

A

z

H

M

7

26

5

6

R

I

C

C

,

1

0

6

R

-

U

T

I

,

t

r

o

p

s

n

a

r

T

G

E

P

M

z

H

M

7

2

0

3

7

9

.

6

21

0

0

1

/

0

0

0

1

x

z

H

M

7

2

z

H

M

5

2

.

4

70

6

/

M

2

9

2

E

T

P

M

S

z

H

M

8

1

4

2

8

5

7

1

.

4

74

9

.

9

5

/

M

2

9

2

E

T

P

M

S

z

H

M

5

.

8

4

1P

0

8

0

1

,

0

6

/

M

2

9

2

E

T

P

M

S

z

H

M

4

8

4

6

1

5

3

.

8

4

1P

0

8

0

1

,

4

9

.

9

5

/

M

2

9

2

E

T

P

M

S

z

H

M

6

3”

D

“

l

e

v

e

L

M

9

5

2

E

T

P

M

S

All nine combinations from / to:

27MHz

74.175MHz

74.25MHz

NTSC or PAL hsync to 27MHz

NTSC or PAL hsync to 4xFsc

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial

product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.