STM32L053C8 datasheet(91/136 Pages) STMICROELECTRONICS

91 / 136 page

DS10152 Rev 9

91/136

STM32L053x6 STM32L053x8

Electrical characteristics

113

Figure 25. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

2. The external capacitor must be placed as close as possible to the device.

3. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

Table 61. Otherwise the reset will not be taken into account by the device.

6.3.15

12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 62 are derived from tests

performed under ambient temperature, fPCLK frequency and VDDA supply voltage conditions

summarized in Table 24: General operating conditions.

Note:

It is recommended to perform a calibration after each power-up.

Table 62. ADC characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDDA

Analog supply voltage for

ADC ON

Fast channel

1.65

3.6

Standard channel

1.75(1)

-3.6

VREF+

Positive reference voltage

1.65

VDDA

IDDA (ADC)

Current consumption of the

ADC on VDDAand VREF+

1.14 Msps

200

µA

10 ksps

Current consumption of the

ADC on VDD(2)

1.14 Msps

10 ksps

fADC

ADC clock frequency

Voltage scaling Range 1

0.14

MHz

Voltage scaling Range 2

0.14

Voltage scaling Range 3

0.14

fS(3)

Sampling rate

12-bit resolution

0.01

1.14

MHz

fTRIG(3)

External trigger frequency

fADC = 16 MHz,

12-bit resolution

941

kHz

1/fADC

VAIN

Conversion voltage range

VREF+

STM32L053C8 Arkusz danych(PDF) 91 Page - STMicroelectronics

STM32L053C8 Arkusz danych(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL