STM8L151C2 datasheet(72/123 Pages) STMICROELECTRONICS

72 / 123 page

Electrical parameters

STM8L151x2, STM8L151x3

72/123

DS7204 Rev 11

9.3.4

Clock and timing characteristics

HSE external clock (HSEBYP = 1 in CLK_ECKCR)

Subject to general operating conditions for VDD and TA.

LSE external clock (LSEBYP=1 in CLK_ECKCR)

Subject to general operating conditions for VDD and TA.

Table 27. Current consumption under external reset

Symbol

Parameter

Conditions

Typ

Unit

IDD(RST)

Supply current under

external reset (1)

All pins are externally

tied to VDD

VDD = 1.8 V

µA

VDD = 3 V

VDD = 3.6 V

All pins except PA0, PB0 and PB4 are floating under reset. PA0, PB0 and PB4 are configured with pull-up under reset.

Table 28. HSE external clock characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fHSE_ext

External clock source

frequency(1)

Guaranteed by design.

MHz

VHSEH

OSC_IN input pin high level

voltage

0.7 x VDD

-VDD

VHSEL

OSC_IN input pin low level

voltage

VSS

0.3 x VDD

Cin(HSE)

OSC_IN input

capacitance(1)

2.6

ILEAK_HSE

OSC_IN input leakage

current

VSS < VIN < VDD

±1

µA

Table 29. LSE external clock characteristics

Symbol

Parameter

Min

Typ

Max

Unit

fLSE_ext

External clock source frequency(1)

32.768

kHz

VLSEH

(2)

OSC32_IN input pin high level voltage

0.7 x VDD

-VDD

VLSEL

(2)

OSC32_IN input pin low level voltage

VSS

0.3 x VDD

Cin(LSE)

OSC32_IN input capacitance(1)

-0.6

ILEAK_LSE

OSC32_IN input leakage current

±1

µA

Guaranteed by design.

Guaranteed by characterization results.

STM8L151C2 Arkusz danych(PDF) 72 Page - STMicroelectronics

STM8L151C2 Arkusz danych(HTML) 72 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL