MDT10P62

This specification are subject to be changed without notice. Any latest information please preview

http;//www.mdtic.com.tw

P.5

2005/5

Ver. 1.9

(5) MSR (Memory Bank Select Register) : R04

Memory Bank Select Register :

0 : 00~7F (Bank0)

1 : 80~FF (Bank1)

b7

b6

b5

b4

b3

b2

b1

b0

Indirect Addressing Mode

(6) PORT A : R05

PA5~PA0, I/O Register

(7) PORT B : R06

PB7~PB0, I/O Register

(8) PORT C : R07

PC7~PC0, I/O Register

(9)PCHLAT : R0A

(10) INTS ( Interrupt Status Register ) : R0B

Bit

Symbol

Function

0

RBIF

PORT B change interrupt flag. Set when PB <7:4> inputs change

1

INTF

Set when INT interrupt occurs. INT interrupt flag.

2

TIF

Set when TMR0 overflows.

3

RBIE

0 : disable PB change interrupt

1 : enable PB change interrupt

4

INTS

0 : disable INT interrupt

1 : enable INT interrupt

5

TIS

0 : disable TMR0 interrupt

1 : enable TMR0 interrupt

6

PEIE

0 : disable all peripheral interrupt

1 : enable all peripheral interrupt

7

GIS

0 : disable global interrupt

1 : enable global interrupt