RZSLASHN2L datasheet(76/127 Pages) RENESAS

76 / 127 page

2.5.5.6

POEG Timing

Table 2.30

POEG timing

Parameter

Symbol

Min.

Max.

Unit*1

Reference figure

POEG

GTETRGn input pulse width (n = A to D)

tPOEGW

2.5

—

tPHcyc

Figure 2.49

Output

disable time

Input level detection of the

GTETRGn pin (via flag)

tPOEGDI

—

3 × PCLKH

+ 0.1

µs

Figure 2.50

Detection of the output stopping

signal from GPT (dead time error,

simultaneous high output, or

simultaneous low output)

tPOEGDO

—

0.1

µs

Figure 2.51

tPOEGDS

—

PCLKH +

0.1

µs

Figure 2.52

Oscillation stop detection

tPOEGDOS

—

µs

Figure 2.53

Note 1. tPHcyc: PCLKH cycle (LLPP channels), PCLKL cycle (Other channels)

PCLKL, PCLKH

GTETRGn input

(n = A to D)

tPOEGW

Figure 2.49

POEG input timing

Outputs disabled

GPT PWM output pins

POEGGn.PIDF flag

(n = A to D)

GTETRGn input

(n = A to D)

tPOEGW

tPOEGDI

Figure 2.50

Output disable time for POEG via detection flag in response to the input level detection of the

GTETRGn pin

Output stopping signal

from GPT*1

GPT PWM output pins

Outputs disabled

tPOEGDO

Note 1. GPTn.GTST.DTEF (dead time error flag), GPTn.GTST.OABLF (simultaneous low out flag), or GPTn.GTST.OABHF

(simultaneous high output flag)

Figure 2.51

Output disable time for POEG in response to detection of the output stopping signal from GPT

RZ/N2L Datasheet

2. Electrical Characteristics

R01DS0397EJ0120 Rev.1.20

Sep 30, 2022

Page 76 of 127

RZ/N2L Arkusz danych(PDF) 76 Page - Renesas Technology Corp

RZ/N2L Arkusz danych(HTML) 76 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL