| Zakładka z wyszukiwarką danych komponentów |
|
L9960 Arkusz danych(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9960 Arkusz danych(HTML) 10 Page - STMicroelectronics |
|
10 / 95 page ![]() Block diagram and pin description L9960, L9960T 10/95 DS11115 Rev 10 Table 2. Pin definition (PSSO36twin die) and function Pin # Pin name Function I/O Type 1 PGND1 Power Ground GND 2 SCLK1 SPI Serial Clock Input (internal pull-up) I 3 SDI1 SPI Data In Input (internal pull-up) I 4 SDO1 SPI Serial Data Out. Tri-state output buffer, Transfers data to the µC O 5 OUT1A Output of DMOS half bridge 1 [device A] O 6 7 NDIS1 Bidirectional Enable pin: open drain output pulled low in case of VDD over/under voltage. If the input is pulled low OUT 1-2 go to tri-state. I/O 8 AGND1 Analog Ground pin GND 9 VDD5 Regulated 5V supply I 10 NC Not connected pin 11(1) IN1B Input Half Bridge 1 (internal pull-down) [device B]. Acting as PWM at power-up, can be configured to IN1 via SPI frame I 12(1) IN2B Input Half Bridge 2 (internal pull-down) [device B]. Acting as DIR at power-up, can be configured as IN2 via SPI frame. I 13(1) VS2 Power supply voltage for Power Stages (external reverse protection required) I 14(1) 15(1) CP2 Tank capacitor for Charge Pump output O 16(1) DIS2 Disable pin: if it is pulled high Out1-2 are in tri-state (internal pull-up) I 17(1) NCS2 SPI Chip Select Input (internal pull-up) I 18(1) OUT2B Output of DMOS half bridge 2 [device B] O 19(1) PGND2 Power Ground GND 20(1) SCLK2 SPI Serial Clock Input (internal pull-up) I 21(1) SDI2 SPI Data In Input (internal pull-up). I 22(1) SDO2 SPI Serial Data Out O 23(1) OUT1B Output of DMOS half bridge 1 [device B]. multi-bonding O 24(1) 25(1) NDIS2 Bidirectional Enable pin: open drain output pulled low in case of VDD over/under voltage. If the input is pulled low OUT 1-2 go to tri-state. I/O 26(1) AGND2 Analog Ground pin GND 27 VDDIO Regulated 3.3/5V supply for SDO output buffer I 28 NC Not connected pin - 29 IN1A Input Half Bridge 1 (internal pull-down) [device A]. Acting as PWM at power-up, can be configured to IN1 via SPI I 30 IN2A Input Half Bridge 2 (internal pull-down) [device A]. Acting as DIR at power-up, can be configured as IN2 via SPI. I |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |