L99LD20 datasheet(35/61 Pages) STMICROELECTRONICS

35 / 61 page

DS11366 Rev 3

35/61

L99LD20

SPI functional description

SR#3: Status Register 3

Address:

0x07h

Type:

R/C

9876

543210

VLED1,OFF

VLED2,OFF

Unused

R/C

Table 22. SR#3: Status Register 3

Bit

Default

Name

Description

Access

23÷16

00000000

VLED1,OFF

ADC conversion related to VLED1 (rangin g from 0 V to

52.5 V), sampled during off-time of Buck1.

Note that in case of Buck1 controlled by DIN pin or by SPI, the

ADC is continuously refreshed during off-state, while, if

controlled by internal PWM dimming generator, ADC refresh

occurs only once per period just before the end of each PWM

off-cycle.

R/C

15÷8

00000000

VLED2,OFF

ADC conversion related to VLED2 (ranging from 0 V to 52.5 V),

sampled during off-time of Buck2.

Note that in case of Buck1 controlled by DIN pin or by SPI, the

ADC is continuously refreshed during off-state, while, if

controlled by internal PWM dimming generator, ADC refresh

occurs only once per period just before the end of each PWM

off-cycle.

R/C

7÷1

0000000

Unused

Parity Bit

ODD Parity Bit Check

Table 23. Watchdog status

WD_STATUS

WD timer status

[0…24%]

[24% … 50%]

[50% … 74%]

[74% … 100%]

L99LD20 Arkusz danych(PDF) 35 Page - STMicroelectronics

L99LD20 Arkusz danych(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Arkusz danych Pobierz

Link URL