Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADRF5301BCCZN-R7 Arkusz danych(PDF) 5 Page - Analog Devices

Numer części ADRF5301BCCZN-R7
Szczegółowy opis  Silicon, SPDT Switch, 37 GHz to 49 GHz
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADRF5301BCCZN-R7 Arkusz danych(HTML) 5 Page - Analog Devices

  ADRF5301BCCZN-R7 Datasheet HTML 1Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 2Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 3Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 4Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 5Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 6Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 7Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 8Page - Analog Devices ADRF5301BCCZN-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
Data Sheet
ADRF5301
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. 0 | 5 of 10
Figure 3. Pin Configuration (Top View)
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 2, 4 to 7, 9 to 11, 13, 15 to 17, 19, 20
GND
Ground. These pins must be connected to the RF and DC ground of the PCB. See Figure 6 for the
interface schematic.
3
RFC
RF Common Port. This pin is DC-coupled to 0 V and AC matched to 50 Ω. No DC blocking
capacitor is required when the RF line potential is equal to 0 V DC. See Figure 4 for the interface
schematic.
8
RF1
RF Throw Port 1. This pin is DC-coupled to 0 V and AC matched to 50 Ω. No DC blocking
capacitor is required when the RF line potential is equal to 0 V DC. See Figure 4 for the interface
schematic.
12
VDD
Positive Supply Voltage Input. See Figure 6 for the interface schematic.
14
CTRL
Control Voltage Input. See Figure 5 for the interface schematic.
18
RF2
RF Throw Port 2. This pin is DC-coupled to 0 V and AC matched to 50 Ω. No DC blocking
capacitor is required when the RF line potential is equal to 0 V DC. See Figure 4 for the interface
schematic.
EPAD
Exposed Pad. The exposed pad must be connected to the RF and DC ground of the PCB.
INTERFACE SCHEMATICS
Figure 4. RFC, RF1, and RF2 Pins Interface Schematic
Figure 5. CTRL Pin Interface Schematic
Figure 6. VDD Pin and GND Pin Interface Schematic



Html Pages

1 2 3 4 5 6 7 8 9 10


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com