MCT8317A datasheet(13/161 Pages) TI1

13 / 161 page

7.6 Characteristics of the SDA and SCL bus for Standard and Fast mode

at TJ = –25°C to +125°C, VVM = 6 to 18 V (unless otherwise noted). Typical limits apply for TA = 25°C, VVM = 12 V

PARAMETER

TEST CONDITIONS

MIN

NOM

MAX

UNIT

Standard-mode

fSCL

SCL clock frequency

100

kHz

tHD_STA

Hold time (repeated) START condition

After this period, the first clock pulse is

generated

SCL fall (Tf 70% to 30% =

6.5ns-106.5ns),

SDA fall (Tf 70% to 30% = 6.5ns-106.5ns)

µs

tLOW

Low period of the SCL clock

4.7

µs

tHIGH

High period of the SCL clock

µs

tSU_STA

Set-up time for a repeated START

condition

SCL rise (Tr 30% to 70% =

600ns-1000ns),

SDA fall (Tf 70% to 30% = 6.5ns-106.5ns)

4.7

µs

tHD_DAT

I2C Start Data Hold Time (1)

SCL fall (Tf 70% to 30% =

6.5ns-106.5ns),

SDA rise (Tr 30% to 70%=

600ns-1000ns) or fall (Tf 70% to 30% =

6.5ns-106.5ns)

0 (2)

(3)

µs

I2C Input Data Transfer Hold Time (1)

SCL fall (Tf 70% to 30% =

6.5ns-106.5ns),

SDA rise (Tr 30% to 70%=

600ns-1000ns) or fall (Tf 70% to 30% =

6.5ns-106.5ns)

0 (2)

(3)

µs

tSU_DAT

I2C False Start/Stop Data Set-up Time

SCL rise (Tr 30% to 70% =

600ns-1000ns),

SDA rise (Tr 30% to 70%=

600ns-1000ns) or fall (Tf 70% to 30% =

6.5ns-106.5ns)

250

I2C Input Data Transfer Set-up Time

SCL rise (Tr 30% to 70% =

600ns-1000ns),

SDA rise (Tr 30% to 70%=

600ns-1000ns) or fall (Tf 70% to 30% =

6.5ns-106.5ns)

250

Rise time for both SDA and SCL signals

1000

Fall time of both SDA and SCL signals (2)

(5) (6) (7)

300

tSU_STO

Set-up time for STOP condition

SCL rise (Tr 30% to 70% =

600ns-1000ns),

SDA rise (Tr 30% to 70% =

600ns-1000ns)

µs

tBUF

Bus free time between STOP and START

condition

4.7

µs

Capacitive load for each bus line (8)

400

tVD_DAT

Data valid time (9)

3.45 (3)

µs

tVD_ACK

Data valid acknowledge time (10)

3.45 (3)

µs

VnL

Noise margin at the Low level

For each connected device (including

hysteresis)

0.12

Vnh

Noise margin at the High level

For each connected device (including

hysteresis)

0.24

Fast-mode

fSCL

SCL clock frequency

400

kHz

tHD_STA

Hold time (repeated) START condition

After this period, the first clock pulse is

generated

SCL fall (Tf 70% to 30% =

6.5ns-106.5ns),

SDA fall (Tf 70% to 30% = 6.5ns-106.5ns)

0.6

µs

www.ti.com

MCT8317A

SLLSFQ2 – JANUARY 2023

Submit Document Feedback

Product Folder Links: MCT8317A

MCT8317A Arkusz danych(PDF) 13 Page - Texas Instruments

MCT8317A Arkusz danych(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL