M/A-COM Inc. and its affiliates reserve the right to make changes to the

product(s) or information contained herein without notice. M/A-COM makes

no warranty, representation or guarantee regarding the suitability of its

products for any particular purpose, nor does M/A-COM assume any liability

whatsoever arising out of the use or application of any product(s) or

information.

• North America Tel: 800.366.2266 / Fax: 978.366.2266

• Europe Tel: 44.1908.574.200 / Fax: 44.1908.574.300

• Asia/Pacific Tel: 81.44.844.8296 / Fax: 81.44.844.8298

Visit www.macom.com for additional data sheets and product information.

2

SPDT High Isolation Terminated Switch

0.01 - 3.0 GHz

MASWSS0178

V3

RoHS

Compliant

5

Parameter

Test Conditions

Units

Min.

Typ.

Max.

Insertion Loss

0.01 - 0.5 GHz

0.5 - 1.0 GHz

1.0 - 2.0 GHz

2.0 - 3.0 GHz

dB

dB

dB

dB

—

—

—

—

0.5

0.6

0.7

0.75

—

0.7

0.8

—

Isolation

0.01 - 0.5 GHz

0.5 - 1.0 GHz

1.0 - 2.0 GHz

2.0 - 3.0 GHz

dB

dB

dB

dB

—

51

44

—

59

57

53

43

—

—

—

—

Return Loss

0.01 - 0.5 GHz

6

0.5 - 1.0 GHz

1.0 - 2.0 GHz

2.0 - 3.0 GHz

dB

dB

dB

dB

—

—

—

—

20

20

20

20

—

—

—

—

2-Tone, 900 MHz, 5 MHz spacing

dBm

—

83

—

2-Tone, 900 MHz, 5 MHz spacing

dBm

—

43

—

Trise, Tfall

10% to 90% RF & 90% to 10% RF

nS

—

24

—

Ton, Toff

nS

—

15

—

Transients

In-band

mV

—

12

—

Control Current

⏐Vc⏐ = 5 V

µA

—

2

13

Handling Procedures

Please observe the following precautions to avoid

damage:

Static Sensitivity

Gallium Arsenide Integrated Circuits are sensitive

to electrostatic discharge (ESD) and can be

damaged by static electricity. Proper ESD control

techniques should be used when handling these

devices.

Truth Table

V1

V2

RFC-RF1

RFC-RF2

0

1

Off

On

1

0

On

Off

Logic Level

Voltage Level

0 ± 0.2 V

3.0 V to 8.0 V

5. External DC blocking capacitors are required on all RF ports (47 pF capacitors are recommended). Use larger value capacitors for lower

frequency operation (e.g. use 10,000 pF capacitors to optimize insertion and return loss at frequencies below 50 MHz).

6. Terminated return loss is governed by blocking capacitors internal to the device; see applications plot.