STM32H7B3AI datasheet(26/238 Pages) STMICROELECTRONICS

26 / 238 page

•

Up to four programmable quantization tables

•

Fully programmable Huffman tables (two AC and two DC)

•

Fully programmable minimum coded unit (MCU)

•

Encode/decode support (non simultaneous)

•

Single clock Huffman coding and decoding

•

Two-channel interface: Pixel/Compress In, Pixel/Compressed Out

•

Stallable design

•

Support for single greyscale component

•

Ability to enable/disable header processing

•

Internal register interface

•

Fully synchronous design

•

Configuration for high-speed decode mode

3.31

True random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit. The

RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It

is composed of a live entropy source (analog) and an internal conditioning component.

3.32

Cryptographic acceleration (CRYP and HASH)

The devices embed a cryptographic processor that supports the advanced cryptographic algorithms usually

required to ensure confidentiality, authentication, data integrity and non-repudiation when exchanging messages

with a peer:

•

Encryption/Decryption

–

DES/TDES (data encryption standard/triple data encryption standard): ECB (electronic codebook) and

CBC (cipher block chaining) chaining algorithms, 64-, 128- or 192-bit key

–

AES (advanced encryption standard): ECB, CBC, GCM, CCM, and CTR (counter mode) chaining

algorithms, 128, 192 or 256-bit key

•

Universal HASH

–

SHA-1 and SHA-2 (secure HASH algorithms)

–

MD5

–

HMAC

The cryptographic accelerator supports DMA request generation.

3.33

On-the-fly decryption engine (OTFDEC)

The embedded OTFDEC decrypts in real-time the encrypted content stored in the external Octo-SPI memories

used in Memory-mapped mode.

The OTFDEC uses the AES-128 algorithm in counter mode (CTR).

Code execution on external Octo-SPI memories can be protected against fault injection thanks to

STMicroelectronics enhanced encryption mode (refer to RM0455 for details).

The OTFDEC main features are as follow:

•

On-the-fly 128-bit decryption during STM32 Octo-SPI read operations (single or multiple).

–

AES-CTR algorithm with keystream FIFO (depth= 4)

–

Support for any read size

•

Up to four independent encrypted regions

–

Region definition granularity: 4096 bytes

–

Region configuration write locking mechanism

–

Two optional decryption modes: execute-only and execute-never

•

128-bit key for each region, two-byte firmware version, and eight-byte application-defined nonce

•

Encryption keys confidentiality and integrity protection

–

Write only registers with software locking mechanism

–

Availability of 8-bit CRC as public key information

STM32H7B3xI

True random number generator (RNG)

DS13139 - Rev 8

page 26/238

STM32H7B3AI Arkusz danych(PDF) 26 Page - STMicroelectronics

STM32H7B3AI Arkusz danych(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL