Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ST7540 Arkusz danych(PDF) 24 Page - STMicroelectronics

Numer części ST7540
Szczegółowy opis  FSK power line transceiver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7540 Arkusz danych(HTML) 24 Page - STMicroelectronics

Back Button ST7540 Datasheet HTML 20Page - STMicroelectronics ST7540 Datasheet HTML 21Page - STMicroelectronics ST7540 Datasheet HTML 22Page - STMicroelectronics ST7540 Datasheet HTML 23Page - STMicroelectronics ST7540 Datasheet HTML 24Page - STMicroelectronics ST7540 Datasheet HTML 25Page - STMicroelectronics ST7540 Datasheet HTML 26Page - STMicroelectronics ST7540 Datasheet HTML 27Page - STMicroelectronics ST7540 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 44 page
background image
Functional description
ST7540
24/44
Receiving Sensitivity Level Selection
It is possible to select the ST7540 Receiving Sensitivity Level by Control Register (see
Table 12) or setting to ‘1’ the TxD pin during reception phase (this condition overcomes
the control register setting the sensitivity equal to BU threshold). Increasing the device
sensitivity allows to improve the communication reliability when the ST7540 sensitivity
is the limiting factor.
Synchronization Recovery System (PLL)
ST7540 embeds a Clock Recovery System to feature a Synchronous data exchange
with the Host Controller. The clock recovery system is realized by means of a second
order PLL. In Synchronous mode, data on the data line (RxD) are stable on CLR/T line
rising edge (CLR/T Falling edge synchronized to RxD line transitions ± LOCK-IN
Range). The PLL Lock-in and Lock-out Range is ±
π/2. When the PLL is in the unlock
condition RxD line is forced to “0” or “1” according to the UART/SPI pin level and CLR/T
is forced to “0” only if the Detection Method “Preamble Detection With Conditioning” is
selected.When PLL is in unlock condition it is sensitive to RxD Rising and Falling
Edges. The maximum number of transition required to reach the lock-in condition is 5.
When in lock-in condition the PLL is sensitive only to RxD rising Edges to reduce the
CLR/T Jitter. ST7540 PLL is forced in the un-lock condition, when more than 32 equal
symbols are received.Due to the fact that the PLL, in lock-in condition, is sensitive only
to RxD rising edge, sequences equal or longer than 15 equal symbols can put the PLL
into the un-lock condition.
Figure 13. ST7540 PLL lock-in range
Carrier/Preamble Detection
The Carrier/Preamble Block is a digital Frequency detector Circuit.
It can be used to manage the MAINS access and to detect an incoming signal.
Two are the possible setting:
Carrier Detection
Preamble Detection
CLR/T
RxD
D03IN1417
LOCK-IN RANGE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com