AD9511SLASHPCB datasheet(49/60 Pages) AD

49 / 60 page

AD9511

Rev. A | Page 49 of 60

Reg.

Addr.

(Hex)

Bit(s) Name

Description

<1:0> PLL Power-Down

01 = Asynchronous Power-Down (Default).

<1>

<0>

Mode

Normal Operation

Asynchronous Power-Down

Normal Operation

Synchronous Power-Down

<4:2> Prescaler Value

(P/P+1)

<4>

<3>

<2> Mode

Prescaler Mode

Divide by 1

Divide by 2

2/3

4/5

8/9

16/17

32/33

Divide by 3

DM = Dual Modulus, FD = Fixed Divide.

<5>

Not Used.

<6>

B Counter Bypass

Only valid when operating the prescaler in fixed divide (FD) mode. When this bit is set, the

B counter is divided by 1. This allows the prescaler setting to determine the divide for the

N divider.

<7>

Not Used.

<5:0> 14-Bit Reference

Counter, MSBs

R Divider (MSB) <13:8>.

<7:0> 14-Bit Reference

Counter, R LSBs

R Divider (MSB) <7:0>.

<1:0> Antibacklash

Pulse-Width

<1>

<0>

Antibacklash Pulse Width (ns)

1.3 (Default)

2.9

6.0

1.3

<4:2>

Not Used.

<5>

Digital Lock

Detect Window

<5>

Digital Lock Detect Window (ns)

Digital Lock Detect Loss-of-Lock Threshold (ns)

0 (Default)

9.5

3.5

Digital Lock

Detect Window

If the time difference of the rising edges at the inputs to the PFD are less than the lock detect

window time, the digital lock detect flag is set. The flag remains set until the time difference is

greater than the loss-of-lock threshold.

<6>

Lock Detect

Disable

0 = Normal Lock Detect Operation (Default).

1 = Disable Lock Detect.

<7>

Not Used.

Unused

0E-33

Not Used.

AD9511/PCB Arkusz danych(PDF) 49 Page - Analog Devices

AD9511/PCB Arkusz danych(HTML) 49 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Arkusz danych Pobierz

Link URL