Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

XRT4000 Arkusz danych(PDF) 21 Page - Exar Corporation

Numer części XRT4000
Szczegółowy opis  Universal Multiprotocol Serial Interface
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  EXAR [Exar Corporation]
Strona internetowa  http://www.exar.com
Logo EXAR - Exar Corporation

XRT4000 Arkusz danych(HTML) 21 Page - Exar Corporation

Back Button XRT4000 Datasheet HTML 17Page - Exar Corporation XRT4000 Datasheet HTML 18Page - Exar Corporation XRT4000 Datasheet HTML 19Page - Exar Corporation XRT4000 Datasheet HTML 20Page - Exar Corporation XRT4000 Datasheet HTML 21Page - Exar Corporation XRT4000 Datasheet HTML 22Page - Exar Corporation XRT4000 Datasheet HTML 23Page - Exar Corporation XRT4000 Datasheet HTML 24Page - Exar Corporation XRT4000 Datasheet HTML 25Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 46 page
background image
XRT4000
Rev. 1.00
- 21 -
Clock Inversion
Transmit Clock signal, TXC, has an inversion
option for both DTE and DCE modes of
operation. The user can invert the polarity of the
TXC by setting CKINV* to logic 0. In the DTE
mode, the incoming TXC signal from the line will
be inverted before it is routed to the system. In
DCE mode, the incoming TXC signal from the
system will be inverted before it is sent over the
line toward the remote DTE. This feature allows
a phase correction when there is a long cable
delay
between
the
DTE
and
DCE.
This
correction may be necessary in order to obtain
the desired clock-to-data phase relationship.
Data Inversion
Similar to TXC, there is a provision in the
XRT4000 to invert the TXD and RXD signals.
Once the Setting the DTINV* input to logic 0
enables an inverter at the output of RX1 and
input of TX1.
Registered Mode of Operation
The XRT4000 has integrated registers allowing
users the option of clocking the values of
DSR/DTR and RL/RI signals. This can be done
if the registered mode of operation is selected
(REG=1).
In this case, the values of these
signals will be latched on the positive edge of
the REG_CLK signal. In the normal mode (REG
= 0), the registers on the path of the DSR/DTR
and RL/RI are bypassed and REG_CLK will
have no effect.
Similarly, the outputs of the receivers (RX5 and
RX8) can be disabled by setting the EN_OUT*
input high.
This allows these drivers to be
connected directly to a microcontroller bus since
they can be enabled during read cycles and
disabled in other times.
This feature eliminates the need for external
registers when a microcontroller is used to
control (reading and writing) DSR/DTR and
RL/RI signals.
Loopbacks
XRT4000 contains internal logic to place the
interface in a loopback mode for test purposes.
The loopback feature is supported in both DTE
and DCE modes of operation and it can be
invoked by setting the LP* input at logic 0.
Possible loopback implementations are depicted
in the scenarios located at the end of this
document.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com