4LS datasheet(66/115 Pages) AMSCO

66 / 115 page

Document Feedback

4LS

Datasheet

• PUBLIC

DS000542

• v3-01 • 2022-Nov-17

114

│ 65

9.1.9

Companding Threshold 2 Register (Address 0x08)

Figure 99:

CT2Reg

Address: 0x08

Default Value: 0x80

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:0

Companding

Threshold 2

10000000b

It defines, in companding mode, the second

ADC step.

9.1.10

Companding Threshold 3 Register (Address 0x09)

Figure 100:

CT3Reg

Address: 0x09

Default Value: 0x00

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:0

Companding

Threshold 3

00000000b

It defines, in companding mode, the third

ADC step.

9.1.11

End of Range Register (Address 0x0A)

Figure 101:

EORReg

Address: 0x0A

Default Value: 0xFF

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:0

End of Range Level

11111111b

It defines the digital level for the ADC

conversion.

This register sets the value for the end of range for the ADC, or the highest value the ADC will

compute. It is with this value that the conversion time for the ADC is defined. Since the ADC is 12-bit

and the register only holds 8-bit, the register holds the 8 MSB from a 12-bit word.

4LS Arkusz danych(PDF) 66 Page - ams AG

4LS Arkusz danych(HTML) 66 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL