PLUS16R4DA datasheet(13/16 Pages) PHILIPS

13 / 16 page

1.5V

+3V

VOH

VOL

+3V

I, B

(INPUTS)

CLK

(REGISTERED OUTPUTS)

tIH

tIS

tCKH

tCKL

tCKP

tCKO

tOD1

tOE1

Flip-Flop Outputs

I, B

(INPUTS)

O, B

(COMBINATORIAL

OUTPUTS)

I, B

(OUTPUT

ENABLE)

tPD

tOE2

tOD2

1.5V

+1.5V

+3V

VOH

VOL

+3V

Gate Outputs

1.5V

VOH

VOL

+3V

VCC

4.5V

VCC

(REGISTERED

OUTPUTS)

I, B

(INPUTS)

CLK

tPPR

tCKO

tIH

tIS

tCKH

tCKL

tIS+tCKF

Power–Up Reset

Philips Semiconductors Programmable Logic Devices

Product specification

PLUS16R8D/-7 SERIES

PAL devices

16L8, 16R8, 16R6, 16R4

September 10, 1993

TIMING DIAGRAMS1, 2

NOTES:

1. Input pulse amplitude is 0V to 3V.

2. Input rise and fall times are 2.5ns.

TIMING DEFINITIONS

SYMBOL

PARAMETER

tCKH

Width of input clock pulse.

tCKL

Interval between clock pulses.

tCKP

Clock period.

tIS

Required delay between

beginning of valid input and

positive transition of clock.

tIH

Required delay between

positive transition of clock and

end of valid input data.

tCKF

Delay between positive

transition of clock and when

internal Q output of flip-flop

becomes valid.

tCKO

Delay between positive

transition of clock and when

outputs become valid (with

OE Low).

tOE1

Delay between beginning of

Output Enable Low and when

outputs become valid.

tOD1

Delay between beginning of

Output Enable High and when

outputs are in the Off-State.

tOE2

Delay between predefined

Output Enable High, and

when combinational outputs

become valid.

tOD2

Delay between predefined

Output Enable Low and when

combinational outputs are in

the Off-State.

tPPR

Delay between VCC (after

power-on) and when flip-flop

outputs become preset at “1”

(internal Q outputs at “0”).

tPD

Propagation delay between

combinational inputs and

outputs.

FREQUENCY DEFINITIONS

fMAX

No feedback: Determined by

the minimum clock period,

1/(tCKL + tCKH).

Internal feedback:

Determined by the internal

delay from flip-flop outputs

through the internal feedback

and array to the flip-flop

inputs, 1/(tIS + tCKF).

External feedback:

Determined by clock-to-output

delay and input setup time,

1/(tIS + tCKO).

PLUS16R4DA Arkusz danych(PDF) 13 Page - NXP Semiconductors

PLUS16R4DA Arkusz danych(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Arkusz danych Pobierz

Link URL