MP6604A

– SIMPLE, DUAL H-BRIDGE DRIVER WITH SEPARATE IN AND EN PINS

MP6604A Rev. 1.1

MonolithicPower.com

10

5/12/2023

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2023 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS

VIN

=

24V,

AOUT1

is

enabled,

fSW

=

20kHz,

AOUT2

’s LS-FET is on, TA = 25°C,

resistor + inductance =

8Ω + 1.5mH between AOUT1 and AOUT2, unless otherwise noted.

Steady State

50% duty cycle

Power Ramps Up

50% duty cycle

CH1: VAIN1

CH2:

VAOUT1

CH3:

VAOUT2

CH4: IOUT

CH1: VIN

CH2: VAOUT1

CH3: VAOUT2

CH4: IOUT

Power Ramps Down

50% duty cycle

Start Up through nAENx/nBENx

50% duty cycle

CH1: VIN

CH2:

VAOUT1

CH3:

VAOUT2

CH4: IOUT

CH1: VnAENx/

VnBENx

CH2: VAOUT1

CH3: VAOUT2

CH4: IOUT

Shutdown through nAENx/nBENx

50% duty cycle

Sleep Mode Recovery

50% duty cycle

CH1:

VnAENx/

VnBENx

CH2:

VAOUT1

CH3:

VAOUT2

CH4: IOUT

CH1: VnSLEEP

CH2: VAOUT1

CH3: VAOUT2

CH4: IOUT