Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

WM8720EDS/R Arkusz danych(PDF) 9 Page - Wolfson Microelectronics plc

Numer części WM8720EDS/R
Szczegółowy opis  24-bit, 96kHz Stereo DAC with Volume Control
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  WOLFSON [Wolfson Microelectronics plc]
Strona internetowa  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8720EDS/R Arkusz danych(HTML) 9 Page - Wolfson Microelectronics plc

Back Button WM8720EDS/R Datasheet HTML 5Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 6Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 7Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 8Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 9Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 10Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 11Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 12Page - Wolfson Microelectronics plc WM8720EDS/R Datasheet HTML 13Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 17 page
background image
WM8720
Production Data
w
PD Rev 4.0. February 2005
9
AUDIO DATA INTERFACE
The Serial Data interface to WM8720 is fully compatible with both normal (MSB first, right-justified) or
I
2S interfaces. Data may be ‘packed’ (number of serial bit clocks per LRCIN period is exactly 2 times
the number of data bits, i.e. normally 32 in 16-bit mode) or unpacked (more than 32 bit clocks per
LRCIN period).
The WM8720 will automatically detect 16-bit packed data being sent to the device in normal mode,
and accept the data in this input format accordingly.
I
2S MODE
DESCRIPTION
0
Normal format (MSB-first, right justified)
1
I
2S format (Philips serial data protocol )
Table 2 Serial Interface Formats
MSB
MSB
LSB
LSB
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
12
3
n
n-1
n-2
12
3
n
n-1
n-2
Figure 4 Normal Data Input Timing
MSB
MSB
LSB
LSB
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
123
n
n-1
n-2
12
3
n
n-1
n-2
Figure 5 I
2S Data Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com