Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AT80C51RB2-3CSIM Arkusz danych(PDF) 9 Page - ATMEL Corporation

Numer części AT80C51RB2-3CSIM
Szczegółowy opis  80C51 High Performance ROM 8-bit Microcontroller
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ATMEL [ATMEL Corporation]
Strona internetowa  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT80C51RB2-3CSIM Arkusz danych(HTML) 9 Page - ATMEL Corporation

Back Button AT80C51RB2-3CSIM Datasheet HTML 5Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 6Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 7Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 8Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 9Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 10Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 11Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 12Page - ATMEL Corporation AT80C51RB2-3CSIM Datasheet HTML 13Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 83 page
background image
10
AT80C51RD2/AT83C51Rx2
4113B–8051–03/05
Enhanced Features
In comparison to the original 80C52, the microcontrollers implement the following new
features:
•
X2 option
•
Dual Data Pointer
•
Extended RAM
•
Programmable Counter Array (PCA)
•
Hardware Watchdog
•
4-level Interrupt Priority System
•
Power-off Flag
•
Power On Reset
•
ONCE mode
•
ALE disabling
•
Some enhanced features are also located in the UART and the Timer 2
X2 Feature and OSC
Clock Generation
The microcontroller core needs only 6 clock periods per machine cycle. This feature
called ”X2” provides the following advantages:
•
Divides frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
•
Saves power consumption while keeping same CPU power (oscillator power
saving).
•
Saves power consumption by dividing dynamically the operating frequency by 2 in
operating and idle modes.
•
Increases CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by software.
Description
The clock for the whole circuit and peripherals is first divided by two before being used
by the CPU core and the peripherals.
This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is
bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.
Figure 2 shows the clock generation block diagram. X2 bit is validated on the rising edge
of the XTAL1
÷ 2 to avoid glitches when switching from X2 to standard mode. Figure 3
shows the switching mode waveforms.
Figure 2. Clock Generation Diagram
XTAL1
2
CKCON0
X2
8-bit Prescaler
F
OSC
F
XTAL
0
1
XTAL1:2
CKRL
CLK Periph
CLK CPU
Idle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com