UJA1069TW datasheet(58/64 Pages) PHILIPS

58 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

58 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

12. Package outline

Fig 27. Package outline SOT549-1 (HTSSOP32)

UNIT

cD(1)

E(2)

eHE

LLp

REFERENCES

OUTLINE

VERSION

EUROPEAN

PROJECTION

ISSUE DATE

IEC

JEDEC

JEITA

0.15

0.05

0.1

DIMENSIONS (mm are the original dimensions).

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

SOT549-1

03-04-07

05-11-02

w M

L p

detail X

exposed die pad side

(A3)

0.25

0.95

0.85

0.30

0.19

5.1

4.9

3.6

3.4

0.20

0.09

11.1

10.9

6.2

6.0

8.3

7.9

0.65

0.2

0.78

0.48

0.1

0.75

0.50

v M A

HTSSOP32: plastic thermal enhanced thin shrink small outline package; 32 leads;

body width 6.1 mm; lead pitch 0.65 mm; exposed die pad

SOT549-1

max.

1.1

2.5

5 mm

scale

pin 1 index

MO-153

UJA1069TW Arkusz danych(PDF) 58 Page - NXP Semiconductors

UJA1069TW Arkusz danych(HTML) 58 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Arkusz danych Pobierz

Link URL