Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

GTL2000 Arkusz danych(PDF) 4 Page - NXP Semiconductors

Numer części GTL2000
Szczegółowy opis  22-bit GTL processor voltage clamp
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

GTL2000 Arkusz danych(HTML) 4 Page - NXP Semiconductors

  GTL2000 Datasheet HTML 1Page - NXP Semiconductors GTL2000 Datasheet HTML 2Page - NXP Semiconductors GTL2000 Datasheet HTML 3Page - NXP Semiconductors GTL2000 Datasheet HTML 4Page - NXP Semiconductors GTL2000 Datasheet HTML 5Page - NXP Semiconductors GTL2000 Datasheet HTML 6Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 4 / 6 page
background image
Philips Semiconductors
Product specification
GTL2000
22-bit GTL processor voltage clamp
2000 Jan 25
4
DC CHARACTERISTICS for VDD1 = 3.0 to 3.6 V; VDD2 = 2.36 to 2.64 V; VREF = 1.365 to 1.635 V range
Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V). Refer to the Test Circuit diagram.
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Tamb = 0°C to +85°C
UNIT
MIN
TYP1
MAX
VOL
LOW level output voltage
VS = 0.175 V; ICLAMP = 15.2 mA
260
350
mV
NOTE:
1. All typical values are measured at VDD1 = 3.3 V, VDD2 = 2.5 V, VREF = 1.5 V and Tamb = 25°C
AC CHARACTERISTICS for VDD1 = 3.0 to 3.6 V; VDD2 = 2.36 to 2.64 V; VREF = 1.365 to 1.635 V range
GND = 0V; tr = tf ≤ 3.0 ns. Refer to the Test Circuit diagram.
LIMITS
SYMBOL
PARAMETER
WAVEFORM
Tamb = 0°C to +85°C
UNIT
MIN
TYP1
MAX
tPLH2
Propagation delay
Sn to Dn; Dn to Sn
0.5
1.5
5.5
ns
NOTES:
1. All typical values are measured at VDD1 = 3.3 V, VDD2 = 2.5 V, VREF = 1.5 V and Tamb = 25°C.
2. Propagation delay guaranteed by characterization.
3. CON,MAX of 30 pF and a COFF,MAX of 15 pF is guaranteed by design.
AC WAVEFORMS
INPUT
tPHL
tPLH
VM
VM
VM
VM
OUTPUT
HIGH-to-LOW
LOW-to-HIGH
VM
VM
OUTPUT
HIGH-to-LOW
LOW-to-HIGH
VI
GND
VDD2
VOL
VDD2
VOL
00
tPHL
1
tPLH
1
tPHL
tPLH
SA00524
Waveform 1. The Input (Sn) to Output (Dn) Propagation Delays
TEST CIRCUIT
VREF
S1
S22
DREF
D1
D22
GREF
SA00523
PULSE
GENERATOR
DUT
SREF
VDD1
VDD2
VDD2
VDD2
200K
150Ω
150Ω
150Ω
Waveform 2. Load circuit



Html Pages

1 2 3 4 5 6


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com