PD640G98UI datasheet(15/61 Pages) AMD

15 / 61 page

December 13, 2005

Am29PDL640G

D A TA SH EE T

The device enters the CMOS standby mode when the

CE# and RESET# pins are both held at V

IO ± 0.3 V.

(Note that this is a more restricted voltage range than

IH.) If CE# and RESET# are held at VIH, but not within

IO ± 0.3 V, the device will be in the standby mode, but

the standby current will be greater. The device re-

quires standard access time (t

CE) for read access

when the device is in either of these standby modes,

before it is ready to read data.

If the device is deselected during erasure or program-

ming, the device draws active current until the

operation is completed.

CC3 in the DC Characteristics table represents the

CMOS standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device en-

ergy consumption. The device automatically enables

this mode when addresses remain stable for t

ACC +

30 ns. The automatic sleep mode is independent of

the CE#, WE#, and OE# control signals. Standard ad-

dress access timings provide new data when ad-

dresses are changed. While in sleep mode, output

data is latched and always available to the system.

Note that during automatic sleep mode, OE# must be

at V

IH before the device reduces current to the stated

sleep mode specification. I

CC5 in the DC Characteris-

tics table represents the automatic sleep mode current

specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of re-

setting the device to reading array data. When the RE-

SET# pin is driven low for at least a period of t

RP, the

device immediately ter minates any operation in

progress, tristates all output pins, and ignores all

read/write commands for the duration of the RESET#

pulse. The device also resets the internal state ma-

chine to reading array data. The operation that was in-

terrupted should be reinitiated once the device is

ready to accept another command sequence, to en-

sure data integrity.

Current is reduced for the duration of the RESET#

pulse. When RESET# is held at V

SS±0.3 V, the device

draws CMOS standby current (I

CC4). If RESET# is held

at V

IL but not within VSS±0.3 V, the standby current will

be greater.

The RESET# pin may be tied to the system reset cir-

cuitry. A system reset would thus also reset the Flash

memory, enabling the system to read the boot-up firm-

ware from the Flash memory.

If RESET# is asserted during a program or erase op-

eration, the RY/BY# pin remains a “0” (busy) until the

internal reset operation is complete, which requires a

time of t

READY (during Embedded Algorithms). The sys-

tem can thus monitor RY/BY# to determine whether

the reset operation is complete. If RESET# is asserted

when a program or erase operation is not executing

(RY/BY# pin is “1”), the reset operation is completed

within a time of t

READY (not during Embedded Algo-

rithms). The system can read data t

RH after the RE-

SET# pin returns to V

IH.

Refer to the AC Characteristics tables for RESET# pa-

rameters and to Figure 14 for the timing diagram.

Output Disable Mode

When the OE# input is at V

IH, output from the device is

disabled. The output pins (except for RY/BY#) are

placed in the high impedance state.

Table 4.

Am29PDL640G Sector Architecture

Bank

Sector

Address

A21–A12

Sector

Size

(Kwords)

Address Range

SA0

0000000000

00000h–00FFFh

SA1

0000000001

01000h–01FFFh

SA2

0000000010

02000h–02FFFh

SA3

0000000011

03000h–03FFFh

SA4

0000000100

04000h–04FFFh

SA5

0000000101

05000h–05FFFh

SA6

0000000110

06000h–06FFFh

SA7

0000000111

07000h–07FFFh

SA8

0000001xxx

08000h–0FFFFh

SA9

0000010xxx

10000h–17FFFh

SA10

0000011xxx

18000h–1FFFFh

SA11

0000100xxx

20000h–27FFFh

SA12

0000101xxx

28000h–2FFFFh

SA13

0000110xxx

30000h–37FFFh

SA14

0000111xxx

38000h–3FFFFh

SA15

0001000xxx

40000h–47FFFh

SA16

0001001xxx

48000h–4FFFFh

SA17

0001010xxx

50000h–57FFFh

SA18

0001011xxx

58000h–5FFFFh

SA19

0001100xxx

60000h–67FFFh

SA20

0001101xxx

68000h–6FFFFh

SA21

0001101xxx

70000h–77FFFh

SA22

0001111xxx

78000h–7FFFFh

PD640G98UI Arkusz danych(PDF) 15 Page - Advanced Micro Devices

PD640G98UI Arkusz danych(HTML) 15 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Arkusz danych Pobierz

Link URL